B24

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : C25D 5/08

A2

(11) International Publication Number: WO 99/41434

(43) International Publication Date: 19 August 1999 (19.08.99)

(21) International Application Number: PCT/US99/00964

(22) International Filing Date: 15 January 1999 (15.01.99)

(30) Priority Data:

60/074,466	12 February 1998 (12.02.98)	US
60/094,215	27 July 1998 (27.07.98)	US

(71) Applicant: ACM RESEARCH, INC. [US/US]; 43236 Christy Street, Fremont, CA 94538 (US).

(72) Inventor: WANG, Hui; 38855 Litchfield Court, Fremont, CA 94536 (US).

(74) Agents: HIGGINS, Willis, E. et al.; Cooley Godward LLP, Five Palo Alto Square, 3000 El Camino Real, Palo Alto, CA 94306-2155 (US).

(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published

Without international search report and to be republished upon receipt of that report.

(54) Title: PLATING APPARATUS AND METHOD

(57) Abstract

An apparatus for plating a conductive film directly on a substrate with a barrier layer on top includes anode rod (1) placed in tube (109), and anode rings (2, and 3) placed between cylindrical walls (107, 105), (103, 101) respectively. Anodes (1, 2, 3) are powered by power supplies (13, 12 and 11), respectively. Electrolyte (34) is pumped by pump (33) to pass through filter (32) and reach inlets of liquid mass flow controllers (LMFCs) (21, 22, 23). Then LMFCs (21, 22, 23) deliver electrolyte at a set flow rate to sub–plating baths containing anodes (3, 2, 1), respectively. After flowing through the gap between wafer (31) and the top of the cylindrical walls (101, 103, 105, 107 and 109), electrolyte flows back to tank (36) through spaces between cylindrical walls (100, 101), (103, 105), (107, 109), respectively. A pressure leak valve (38) is placed between the outlet of pump (33) and electrolyte tank (36) to leak electrolyte back to tank (36) when LMFCs (21, 22, 23) are closed. A wafer (31) held by wafer chuck (29) is connected to power supplies (11, 12 and 13). A drive mechanism (30) is used to rotate wafer (31) around the z axis, and oscillate the wafer in the x, y, and z directions shown. Filter (32) filters particles larger than 0.1 or 0.2 μm in order to obtain a low particle added plating process.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

PLATING APPARATUS AND METHOD

CROSS-REFERENCE TO RELATED APPLICATIONS

BACKGROUND OF THE INVENTION

1. Field of the Invention:

The present invention relates generally to a method and apparatus for plating thin films and, more particularly, plating metal films to form interconnects in semiconductor devices.

2. Description of the Prior Art:

As semiconductor device features continue to shrink according to Moore's law, interconnect delay is larger than device gate delay for 0.18 μm generation devices if aluminum (Al) and SiO2 are still being used. In order to reduce the interconnect delay, copper and low k dielectric are a possible solution. Copper/low k interconnects provide several advantages over traditional Al/SiO2 approaches, including the ability to significantly reduce the interconnect delay, while also reducing the number of levels of metal required, minimizing power dissipation and reducing manufacturing costs. Copper offers improved reliability in that its resistance to electromigration is much better than aluminum. A variety of techniques have been developed to deposit copper, ranging from traditional physical vapor deposition (PVD) and chemical vapor deposition (CVD) techniques to new electroplating methods. *PVD Cu* deposition typically has a cusping problem which results in voids when filling small gaps (<0.18 μm) with a large aspect ratio. *CVD Cu* has high impurity incorporated inside the film during deposition, which needs a high temperature annealing to drive out the impurity in order to obtain a low resistivity Cu film. Only *electroplated Cu* can provide both low resistivity and excellent gap filling capability at the same time. Another important factor is the cost; the cost of *electroplating tools* is two thirds or half of that of *PVD* or *CVD tools*, respectively. Also, low process temperatures (30° to 60°C) for electroplating Cu are advantageous with low k dielectrics (polymer, xerogels and aerogels) in succeeding generations of devices.

Electroplated Cu has been used in printed circuit boards, bump plating in chip packages and magnetic heads for many years. In conventional plating machines, density of plating current flow to the periphery of wafers is greater than that to the center of wafers. This causes a higher plating rate at the periphery than at the center of wafers. U.S. Pat. No. 4,304,841 to Grandia et al. discloses a diffuser being put between a substrate and an anode in order to obtain uniform plating current flow and electrolyte flow to the substrate. U.S. Pat. No. 5,443,707 to Mori discloses manipulating plating current by shrinking the size of the anode. U.S. Pat. No. 5,421,987 to Tzanavaras discloses a rotating anode with multiple jet nozzles to obtain a uniform and high plating rate. U.S. Pat. No. 5,670,034 to Lowery discloses a transversely reciprocating anode in front of a rotating wafer to improve plating thickness uniformity. U.S. Pat. No. 5,820,581 to Ang discloses a thief ring powered by a separate power supply to manipulate the plating current distribution across the wafer.

All of these prior art approaches need a Cu seed layer prior to the Cu plating. Usually the Cu seed layer is on the top of a diffusion barrier. This Cu seed layer is deposited either by physical vapor deposition (PVD), or chemical vapor deposition (CVD). As mentioned before, however, PVD *Cu* typically has a cusping problem, which results in voids when filling small gaps (<0.18 μm) with a large aspect ratio with subsequent Cu electroplating. *CVD Cu* has high impurity levels incorporated in the film during deposition, requiring a high temperature annealing to drive out the impurities in order to obtain a low resistivity Cu seed layer. As device feature size shrinks this Cu seed layer will become a more serious problem. Also, deposition of a Cu seed layer adds an additional process, which increases IC fabrication cost.

Another disadvantage of the prior art is that the plating current and electrolyte flow pattern are manipulated dependently, or only the plating current is manipulated. This limits the process tuning window, because the optimum plating current condition does not necessarily synchronize with optimum electrolyte flow condition for obtaining excellent gap filling capability, thickness uniformity and electrical uniformity as well as grain size and structure uniformity all at the same time.

Another disadvantage of the prior art is that plating head or plating systems are bulky with large foot prints, which causes higher cost of ownership for users.

SUMMARY OF THE INVENTION

It is an object of the invention to provide a novel method and apparatus for plating a metal film directly on a barrier layer without using a seed layer produced by a process other than plating.

It is a further object of the invention to provide a novel method and apparatus for plating a metal film over a thinner seed layer than employed in the prior art.

It is an additional object of the invention to provide a novel method and apparatus for plating a thin film with a more uniform thickness across a wafer.

It is a further object of the invention to provide a novel method and apparatus for plating a conducting film with a more uniform electrical conductivity across a wafer.

It is a further object of the invention to provide a novel method and apparatus for plating a thin film with a more uniform film structure, grain size, texture and orientation.

It is a further object of the invention to provide a novel method and apparatus for plating a thin film with an improved gap filling capability across a wafer.

It is a further object of the invention to provide a novel method and apparatus for plating a metal film for interconnects in an integrated circuit IC chip.

It is a further object of the invention to provide a novel method and apparatus for plating a thin film, with the method and apparatus having independent plating current control and electrolyte flow pattern control.

It is a further object of the invention to provide a novel method and apparatus for plating a metal thin film for a damascene process.

It is a further object of the invention to provide a novel method and apparatus for plating a metal film with a low impurity level.

It is a further object of the invention to provide a novel method and apparatus for plating copper with a low stress and good adhesion.

It is a further object of the invention to provide a novel method and apparatus for plating a metal film with a low added particle density.

It is a further object of the invention to provide a novel plating system with a small footprint.

It is a further object of the invention to provide a novel plating system with a low cost of ownership.

It is a further object of the invention to provide a novel plating system which plates a single wafer at a time.

It is a further object of the invention to provide a novel plating system with an in-situ film thickness uniformity monitor.

It is a further object of the invention to provide a novel plating system with a built-in cleaning system with wafer dry-in and dry-out.

It is a further object of the invention to provide a novel plating system with a high wafer throughput.

It is a further object of the invention to provide a novel plating system which can handle a wafer size beyond 300 mm.

It is a further object of the invention to provide a novel plating system with multiple plating baths and cleaning/drying chambers.

It is a further object of the invention to provide a novel plating system with a stacked plating chamber and cleaning/dry chamber structure.

It is a further object of the invention to provide a novel plating system with automation features of the Standard Mechanical Interface (SMIF), the Automated Guided Vehicle (AGV), and the SEMI Equipment Communication Standard/Generic Equipment Machine (SECS/GEM).

It is a further object of the invention to provide a novel plating system meeting Semiconductor Equipment and Materials International (SEMI) and European safety specifications.

It is a further object of the invention to provide a novel plating system with high productivity having a large mean time between failures (MTBF), small scheduled down time, and large equipment uptime.

It is a further object of the invention to provide a novel plating system controlled by a personal computer with a standard operating system, such as an IBM PC under a Windows NT environment.

It is a further object of the invention to provide a novel plating system with a graphical user interface, such as a touch screen.

These and related objects and advantages of the invention may be achieved through use of the novel method and apparatus herein disclosed. A method for plating a film to a desired thickness on a surface of a substrate in accordance with the invention includes plating the film to the desired thickness on a first portion of the substrate surface. The film is then plated to the desired thickness on at least a second portion of the substrate to give a continuous film at the desired thickness on the substrate. Additional portions of the substrate surface adjacent to and contacting the film already

plated on one or more of the previous portions are plated as necessary to give a continuous film over the entire surface of the substrate.

An apparatus for plating a film on a substrate in accordance with the invention includes a substrate holder for positioning the substrate for contact with a plating electrolyte. The apparatus has at least one anode for supplying plating current to the substrate and at least two flow controllers connected to supply electrolyte contacting the substrate. At least one control system is coupled to the at least one anode and the at least two flow controllers to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

In another aspect of the invention, an apparatus for plating a film on a substrate in accordance with the invention includes a substrate holder for positioning the substrate for contact with a plating electrolyte. The apparatus has at least two anodes for supplying plating current to the substrate and at least one flow controller connected to supply electrolyte contacting the substrate. At least one control system is coupled to the at least two anode and the at least one flow controller to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

In a further aspect of the invention, an apparatus for plating a film on a substrate in accordance with the invention includes a substrate holder for positioning the substrate for contact with a plating electrolyte. The apparatus has at least one anode for supplying plating current to the substrate and at least one flow controller connected to supply electrolyte contacting the substrate. The at least one flow controller comprises at least three cylindrical walls, a first of the cylindrical walls positioned under a center portion of the substrate extending upward closer to the substrate than a second one of the cylindrical walls positioned under a second portion of the substrate peripheral to the center portion. A drive mechanism is coupled to the substrate holder to drive the substrate holder up and down to control one or more portions of the substrate contacting the electrolyte. At least one control system is coupled to the at least one anode and the at least one flow controller to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

In yet another aspect of the invention, an apparatus for plating a film on a substrate in accordance with the invention includes a substrate holder for positioning the substrate for contact with a plating electrolyte. The apparatus has at least one anode for supplying plating current to the substrate and at least one flow controller connected to supply electrolyte contacting the substrate. The at least one flow controller comprises at least three cylindrical walls movable upward toward the substrate and downward away from the substrate, to adjust a gap between the substrate and each of the cylindrical walls to control one or more portions of the substrate contacting the electrolyte. A drive mechanism is coupled to the substrate holder to drive the substrate holder up and down to control one or more portions of the substrate contacting the electrolyte. At least one control system is coupled to the at least one anode and the at least one flow controller to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

In still another aspect of the invention, an apparatus for plating a film on a substrate, includes a substrate holder for positioning the substrate in a body of electrolyte. At least one movable jet anode supplies plating current and electrolyte to the substrate. The movable jet anode is movable in a direction parallel to the substrate surface. A flow controller controls electrolyte flowing through the movable jet anode. At least one control system is coupled to the movable jet anode and the flow controller to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

In a still further aspect of the invention, an apparatus for plating a film on a substrate includes a substrate holder for positioning the substrate above an electrolyte surface. A first drive mechanism is coupled to the substrate holder to move the substrate holder toward and away from the electrolyte surface to control a portion of a surface of the substrate contacting the electrolyte. A bath for the electrolyte has at least one anode mounted in the bath. A second drive mechanism is coupled to the bath to rotate the bath around a vertical axis to form a substantially parabolic shape of the electrolyte surface. A control system is coupled to the first and second drive mechanisms and to the at least one anode to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

In yet another aspect of the invention, an apparatus for plating a film on a substrate includes a substrate holder for positioning the substrate above an electrolyte surface. A first drive mechanism is coupled to the substrate holder to move the substrate holder toward and away from the electrolyte surface to control a portion of a surface of the substrate contacting the electrolyte. A second drive mechanism is coupled to the substrate holder to rotate the substrate holder around an axis vertical to the surface of the substrate. A third drive mechanism is coupled to the substrate holder to tilt the substrate holder with respect to the electrolyte surface. A bath for the electrolyte has at least one anode mounted in the bath. A control system is coupled to the first, second and third drive mechanisms and to the at least one anode to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

In a still further aspect of the invention, a method for plating a film to a desired thickness on a surface of a substrate includes providing a plurality of stacked plating modules and a substrate transferring mechanism. A substrate substrate is picked from a substrate holder with the substrate transferring mechamism. The substrate is loaded into a first one of stacked plating modules with the substrate transferring mechanism. A film is plated on the substrate in the first the one of the stacked plating modules. The substrate is returned to the substrate holder with the substrate transferring mechanism.

In another aspect of the invention, an automated tool for plating a film on a substrate includes at least two plating baths positioned in a stacked relationship, at least one substrate holder and a substrate transferring mechanism. A frame supports the plating baths, the substrate holder and the substrate transferring mechanism. A control system is coupled to the substrate transferring mechanism, substrate holder and the plating baths to continuously perform uniform film deposition on a plurality of the substrates.

Method 1: Portion of wafer surface is contacted with electrolyte (static anode)

The above and other objects of the invention are further accomplished by a method for plating a thin film directly on substrate with a barrier layer on top, comprising: 1) flowing electrolyte on a portion of a substrate surface with a barrier layer on the top; and 2) turning on DC or pulse power to plate metal film on the same portion area of substrate until the film thickness reaches the pre-set value; 3) repeating step 1 and 2 for additional portions of the substrate by flowing electrolyte to the same additional portion of substrate; 4) repeating step 3 until the entire substrate surface is plated with a thin seed layer; 5) flowing electrolyte to entire area of the substrate; 6) supplying power to apply positive potential to all anodes to plate the thin film until the film thickness reaches a desired thickness value.

Method 2: Whole wafer surface is contacted by electrolyte (static anodes)

In a further aspect of the invention there is provided another method for plating a thin film directly on a substrate with a barrier layer on top, comprising: 1) flowing electrolyte on the full surface of the substrate; 2) plating the thin film only on a portion of the substrate surface by applying positive potential on an anode close to the same portion of wafer surface and by applying negative potential on all other anodes close to the remainder of the substrate surface until the plated film thickness on the same portion of the substrate reaches a pre-set value; 3) repeating step 2 for an additional portion of the substrate; 4) repeating step 3 until the whole area of substrate is plated with a thin seed layer; 5) plating a thin film on the whole area of the substrate at the same time by applying positive potential to all anodes until the thickness of the film on the whole surface of the substrate reaches a pre-set thickness value.

Method 3: Whole wafer surface is contacted by electrolyte at beginning, and then portion of wafer which has been plated is moved out of electrolyte

In a further aspect of the invention there is provided another method for plating a thin film directly on a substrate with a barrier layer on top, comprising: 1) flowing electrolyte on the full surface of a substrate; 2) plating the thin film only on a portion of the substrate surface by applying positive potential on an anode close to the same portion of the substrate surface and by applying negative potential on all other anodes close to the remainder of the substrate surface until the plated film thickness on the portion of the substrate surface reaches a pre-set value; 3) move the electrolyte only out of contact with the all plated portion of the substrate and keep the electrolyte still touching the rest of the non-plated portion of the substrate; 4) repeat steps 2 and 3 for plating the next portion of the substrate; 5) repeat step 4 until the whole area of the substrate is plated with a thin seed layer; 6) plate a thin film on the whole substrate at the same time by applying positive potential to all anodes and flowing electrolyte on the whole surface of the substrate until the thickness of the film on the whole surface of the substrate reaches a pre-set thickness value.

Method 4: A portion of substrate is contacted by electrolyte at beginning, and then both plated portion and the next portion of the substrate are contacted by electrolyte

In a further aspect of the invention there is provided another method for plating a thin film directly on a substrate with a barrier layer on top, comprising: 1) flowing electrolyte on a first portion of the substrate surface; and 2) plating the thin film only on the first portion of the substrate surface by applying positive potential on an anode close to the first portion of the substrate surface until the plated film thickness on the first portion of the substrate reaches a pre-set value; 3) moving the electrolyte to contact a second portion of the substrate surface and at the same time keep the electrolyte still contacting the first portion of the substrate surface; 4) plating the thin film only on the second portion of the substrate surface by applying positive potential on a anode close to the second portion of the substrate surface and applying a negative potential on an anode close to the first portion of the substrate surface; 5) repeating step 3 and 4 for plating a third portion of the substrate surface; 6) repeating step 4 until the whole area of the substrate surface is plated with a thin seed layer; 7) plating the thin film on the whole wafer at the same time by applying positive potential to all anodes and flowing

electrolyte on the full surface of the substrate until the thickness of the film on the whole surface of the substrate reaches a pre-set thickness value.

Method 5: Portion of substrate surface is contacted with electrolyte (movable anodes) for seed layer plating only

In a further aspect of the invention there is provided another method for plating a thin film directly on a substrate with a barrier layer on top, comprising: 1) flowing electrolyte on a portion of the substrate surface with a barrier layer on the top through a movable jet anode; 2) turning on DC or pulse power to plate a metal film on the portion of the substrate until the film thickness reaches a pre-set value; 3) repeating steps 1 and 2 for an additional portion of the substrate by moving the movable jet anode close to the additional portion of the substrate; 4) repeating step 3 until the whole area of the substrate is plated with a thin seed layer.

Method 6: Whole substrate surface is contacted by electrolyte (movable anodes) for seed layer plating only

In a further aspect of the invention there is provided another method for plating a thin film directly on a substrate with a barrier layer on top, comprising: 1) immersing the full surface of a substrate into an electrolyte; 2) plating the thin film only on a first portion of the substrate surface by applying positive potential on a movable anode close to the first portion of the substrate surface; 3) repeating step 2 for additional portions of the substrate by moving the movable anode close to the additional portions of the substrate; 4) repeating step 3 until the whole area of the substrate is plated with a thin seed layer.

Apparatus 1: Multiple Liquid Flow Mass Controllers (LMFCs) and Multiple Power Supplies

In a further aspect of the invention there is provided an apparatus for plating a thin film directly on a substrate with a barrier layer on top, comprising: a substrate holder for holding a substrate above an electrolyte surface; at least two anodes, with each anode being separated by an insulating cylindrical wall; a separate liquid mass flow controller for controlling electrolyte flowing through a space between the two cylindrical walls to touch a portion of the substrate; a separate power supply to create a potential between each anode and cathode or the substrate; the portion of the substrate surface will be plated only when the liquid flow controller and power supply corresponding to the portion of the substrate is turned on at the same time.

Apparatus 2: One Common LMFC and Multiple Power Supplies

In a further aspect of the invention there is provided another apparatus for plating a thin film directly on a substrate with a barrier layer on top, comprising: a substrate chuck holding the substrate above an electrolyte surface; a motor driving the substrate holder up or down to control the portion of the surface area contacting the electrolyte; at least two anodes, with each anode being separated by two insulating cylindrical walls, the height of the cylindrical walls being reduced along the outward radial direction of the substrate; one common liquid mass flow controller for controlling electrolyte flowing through spaces between each adjacent cylindrical wall to reach the substrate surface; separate power supplies to create potential between each anode and cathode or the substrate; a portion of the substrate surface is plated only when the anode close to the portion of the substrate is powered to positive potential and the rest of anodes are powered to negative potential and the portion of the substrate is contacted by the electrolyte at the same time. After the plating thickness reaches a seed layer set-value, the substrate is moved up so that the plated portion is out of the electrolyte. This will allow no further plating or etching when other portions of the substrate are plated.

Apparatus 3: Multiple LMFCs and One Common Power Supply

In a further aspect of the invention there is provided another apparatus for plating a thin film directly on a substrate with a barrier layer on top, comprising: a substrate holder holding the substrate above an electrolyte surface; at least two anodes, each anode being separated by two insulating cylindrical walls; a separate liquid mass flow controller for controlling electrolyte flowing through a space between the two cylindrical walls to touch a portion of the substrate; one common power supply to create potential between each anode and cathode or the substrate; a portion of the substrate surface is plated only when its liquid mass flow controller and the power supply are turned on at the same time.

Apparatus 4: One Common LMFC and One Common Power Supply

In a further aspect of the invention there is provided another apparatus for plating a thin film directly on a substrate with a barrier layer on top, comprising: a substrate holder holding the substrate above an electrolyte surface; at least two anodes, each anode being separated by two insulating cylindrical walls; the cylindrical walls can be moved up and down to adjust a gap between the substrate and the top of the cylindrical walls, thereby to control electrolyte to contact a portion of the substrate adjacent to the walls, one liquid mass flow controller for controlling electrolyte flowing through a space between the two cylindrical walls; one power supply to create potential between all anodes and a cathode or the substrate; a portion of the substrate surface will be plated only when the cylindrical wall below the portion of the substrate surface is moved up so that the electrolyte touches the portion of the substrate and the power supply is turned on at the same time.

Apparatus 5: Movable Anode with Substrate not Immersed in Electrolyte

In a further aspect of the invention there is provided another apparatus for plating a thin film directly on a substrate with a barrier layer on top, comprising: a substrate holder for holding the substrate above an electrolyte surface; a movable anode jet placed under and close to the substrate, the movable anode jet being capable of moving toward the substrate surface, thereby the electrolyte from the anode jet can be controlled to touch any portion of the substrate; one power supply to create a potential between the movable anode jet and a cathode or the substrate; a portion of substrate surface is plated

only when the portion of the surface is contacted by electrolyte ejected from the movable anode jet.

Apparatus 6: Movable Anode with Substrate Immersed in Electrolyte

In a further aspect of the invention there is provided another apparatus for plating a thin film directly on a substrate with a barrier layer on top, comprising: a substrate holder for holding a substrate, with the substrate being immersed in electrolyte; a movable anode jet adjacent to the substrate, the movable anode jet being movable toward the substrate surface, whereby the plating current from the anode jet can be controlled to go to any portion of the substrate; one power supply to create potential between the movable anode jet and a cathode or the substrate; a portion of substrate surface is plated only when the portion of the substrate is close to the movable anode jet.

Method 7: Plating Metal Film on to Substrate through a Fully Automation Plating Tool

In a further aspect of the invention there is provided another method for plating a thin film onto a substrate through a fully automated plating tool, comprising: 1) picking up a wafer from a cassette and sending to one of stacked plating baths with a robot; 2) plating metal film on the wafer; 3) after finishing the plating, picking up the plated wafer from the stacked plating bath with the robot and transporting it to one of the stacked cleaning/drying chambers; 4) Cleaning the plated wafer; 5) drying the plated wafer; 6) picking up the dried wafer from the stacked cleaning/drying chamber with the robot and transporting it to the cassette.

Apparatus 7: Fully Automated Tool for Plating Metal Film on to Substrate

In a further aspect of the invention there is provided a fully automated tool for plating a metal film onto a substrate, comprising: a robot transporting a wafer; wafer cassettes; multiple stacked plating baths; multiple stacked cleaning/drying baths; an electrolyte tank; and a plumbing box holding a control valve, filter, liquid mass flowing controller, and plumbing. The fully automated tool further comprises a computer and control hardware coupled between the computer and the other elements of the automated tool, and an operating system control software package resident on the computer.

Method 8: Plating thin layer -- Portion of wafer surface is contacted with electrolyte, and then both plated portion and the next portion of wafer are contacted by electrolyte and are plated by metal

In a further aspect of the invention there is provided another method for plating a thin film directly on a substrate with a barrier layer or thin seed layer on top, comprising: 1) turning on DC or pulse power; 2) making a first portion of the substrate surface contact an electrolyte, so that a metal film is plated on the first portion of the substrate; 3) when the metal film thickness reaches a pre-set value, repeating step 1 and 2 for one or more additional portions of the substrate by making the one or more additional portions of the substrate contact the electrolyte, while continuing to plate the first portion of the substrate and any previous of the one or more additional portions of the substrate; 4) repeating step 3 until the entire area of the substrate is plated with a thin seed layer.

Method 9: Plating thin layer then thick layer -- Portion of wafer surface is contacted with electrolyte, and then both plated portion and the next portion of wafer are contacted by electrolyte and are plated by metal

In a further aspect of the invention there is provided another method for plating a film directly on substrate with a barrier layer or thin seed layer on top, comprising: 1) turning on DC or pulse power, 2) making a first portion of a substrate surface contact an electrolyte, so that a metal film is plated on the first portion of the substrate; 3) when the metal film thickness reaches a pre-set value, repeating step 1 and 2 for one or more additional portions of the substrate by making the one or more additional portions of the substrate contact the electrolyte, while continuing to plate the first portion of the substrate and any previous of the one or more additional portions of the substrate; 4) repeating step 3 until all portions of the substrate are plated with a thin seed layer; 5) contacting all of the portions of the substrate with the electrolyte; 6) applying positive potential to anodes adjacent to all of the portions of the substrate to plate a film until the film thickness reaches a desired thickness value.

Method 10: Plating a thin layer -- A first portion of wafer surface is contacted by electrolyte initially, and then both the first portion and a second portion of wafer are contacted by electrolyte, but only the second portion of wafer is plated

In a further aspect of the invention there is provided another method for plating a film directly on substrate with a barrier layer or thin seed layer on top, comprising: 1)

applying a positive potential on a first anode close to a first portion of the substrate surface; 2) contacting the first portion of the substrate surface with the electrolyte, so that the film is plated on the first portion of the substrate surface; 3) when the film thickness on the first portion of the substrate surface reaches a pre-set value, further contacting a second portion of the substrate surface while maintaining electrolyte contact with the first portion of the substrate surface; 4) plating the film only on the second portion of the substrate surface by applying positive potential on a second anode close to the second portion of the substrate surface and applying a sufficient positive potential on the first anode close to the first portion of the substrate surface so that the first portion of the substrate surface is not plated but also not deplated; 5) repeating steps 3 and 4 for plating a third portion of the substrate while avoiding deplating of the first and second portions of the substrate surface; 6) repeating step 4 for successive areas of the substrate surface until whole area of the substrate surface is plated with a thin seed layer.

Method 11: Plating thin layer then thick layer -- A portion of wafer is contacted by electrolyte at beginning, and then both plated portion and the next portion of wafer are contacted by electrolyte, and only the next portion of wafer is plated

In a further aspect of the invention there is provided another method for plating a film directly on substrate with a barrier layer or thin seed layer on top, comprising: 1) contacting a first portion of a substrate area with an electrolyte; and 2) plating thin film only on the first portion of the substrate surface by applying positive potential on a first anode close to the same portion of wafer surface until a plated film thickness on the first portion of the substrate surface reaches a pre-set value; 3) further contacting a second portion of the substrate surface while maintaining electrolyte contact with the first portion of the substrate surface; 4) plating the film only on the second portion of the substrate surface by applying positive potential on a second anode close to the second portion of the substrate surface and applying a sufficient positive potential on the first anode close to the first portion of the substrate surface so that the first portion of the substrate surface is not plated but also not deplated; 5) repeating steps 3 and 4 for plating a third portion of the substrate while avoiding deplating of the first and second portions of the substrate surface; 6) repeating step 4 until whole area of the substrate surface is plated with a thin seed layer; 7) plating a further metal film on the whole wafer at the same time by applying positive potential to all anodes and contacting the whole area of

the substrate surface until a thickness of the further film on the whole substrate surface reaches a desired thickness value.

Apparatus 8: Rotating plating bath to form parabolic shape of electrolyte (single-anode)

In a further aspect of the invention there is provided another apparatus for plating a film directly on a substrate with a barrier layer or thin seed layer on top, comprising: a substrate chuck holding the substrate above an electrolyte surface; a motor driving the substrate holder up or down to control the portion of the surface area contacting the electrolyte; a bath with an anode immersed; a liquid mass flow controller for controlling electrolyte flowing to contact the substrate; a power source to create potential between the anode and a cathode or substrate; another motor driving the plating bath to rotate around its central axis at such a speed that a surface of the electrolyte surface forms a parabolic shape; a portion of the substrate surface is plated only when the liquid mass flow controller and the power supply are turned on at the same time. After a plating thickness reaches a seed layer predetermined value, the substrate is moved down so that the next portion of the substrate is contacting the electrolyte and is plated.

Apparatus 9: Rotating plating bath to form parabolic shape of electrolyte (multi-anodes)

In a further aspect of the invention there is provided another apparatus for plating a film directly on a substrate with a barrier layer or thin seed layer on top, comprising: a substrate chuck holding the substrate above an electrolyte surface; a motor driving the substrate holder up or down to control the portion of the surface area contacting the electrolyte; at least two anodes, each anode being separated by two insulating cylindrical walls; a separate liquid mass flow controller for controlling electrolyte flowing through a space between the two cylindrical walls to contact a portion of the substrate; separate power supplies to create potential between each anode and cathode or the substrate; another motor driving the plating bath to rotate around its central axis at such a speed that a surface of the electrolyte surface forms a parabolic shape; a portion of the substrate surface will be plated only when the anode close to that portion of the substrate is powered to positive as well as that portion of the substrate surface is contacted by electrolyte at the same time. After a plating thickness reaches a predetermined value, the substrate is moved down so that the next portion of the substrate is contacting the electrolyte and is plated.

Apparatus 10: Tilting wafer holder around y-axis or x-axis (single-anode)

In a further aspect of the invention there is provided another apparatus for plating a film directly on a substrate with a barrier layer or thin seed layer on top, comprising: a substrate chuck holding the substrate above an electrolyte surface, the substrate holder being rotatable around a z-axis, and also tiltable around a y-axis or an x-axis; an anode; a liquid mass flow controller for controlling the electrolyte to contact the substrate; a power source to create potential between the anode and a cathode or substrate; a peripheral portion of the substrate surface will be plated only when the substrate chuck is tilted around the y-axis or x-axis and is rotated around the z-axis so that the peripheral portion of the substrate is contacted by electrolyte, and the liquid mass flow controller and power source are turned on at the same time.

Apparatus 11: Tilting rotation axis of wafer holder (multi-anodes)

In a further aspect of the invention there is provided another apparatus for plating a film directly on a substrate with a barrier layer or thin seed layer on top, comprising: a substrate chuck holding the substrate above an electrolyte surface, the substrate holder being rotatable around a z-axis, and also tiltable around a y-axis or an x-axis; at least two anodes, each anode being separated by two insulating cylindrical walls; a separate liquid mass flow controller for controlling electrolyte flowing through a space between the two cylindrical walls to contact a portion of the substrate; separate power supplies to create potential between each anode and cathode or the substrate; a peripheral portion of the substrate surface will be plated only when the substrate chuck is tilted around the y-axis or x-axis and is rotated around the z-axis so that the peripheral portion of the substrate is contacted by electrolyte, and the liquid mass flow controllers and power source are turned on at the same time.

Apparatus 12: Rotating plating bath to form parabolic shape of electrolyte and tilting wafer holder around y-axis or x-axis (single-anode)

In a further aspect of the invention there is provided another apparatus for plating a film directly on a substrate with a barrier layer or thin seed layer on top, comprising: a substrate chuck holding the substrate above an electrolyte surface; a motor driving the substrate holder up or down to control the portion of the surface area contacting the electrolyte; the substrate holder being rotatable around a z-axis, and also tiltable around a y-axis or an x-axis; an anode; a liquid mass flow controller for controlling the electrolyte

to contact the substrate; a power source to create potential between the anode and a cathode or substrate; another motor driving the plating bath to rotate around its central axis at such a speed that a surface of the electrolyte surface forms a parabolic shape; a peripheral portion of the substrate surface will be plated only when the substrate chuck is tilted around the y-axis or x-axis and is rotated around the z-axis so that the peripheral portion of the substrate is contacted by electrolyte, and the liquid mass flow controller and power source are turned on at the same time.

Apparatus 13: Rotating plating bath to form parabolic shape of electrolyte and tilting wafer holder around y-axis or x-axis (multi-anodes)

In a further aspect of the invention there is provided another apparatus for plating a film directly on a substrate with a barrier layer or thin seed layer on top, comprising: a substrate chuck holding the substrate above an electrolyte surface; a motor driving the substrate holder up or down to control the portion of the surface area contacting the electrolyte; the substrate holder being rotatable around a z-axis, and also tiltable around a y-axis or an x-axis; at least two anodes, each anode being separated by two insulating cylindrical walls, the cylindrical walls being closer to the substrate at its center than at its edge; a separate liquid mass flow controller for controlling electrolyte flowing through a space between the two cylindrical walls to contact a portion of the substrate; separate power supplies to create potential between each anode and cathode or the substrate; another motor driving the plating bath to rotate around its central axis at such a speed that a surface of the electrolyte surface forms a parabolic shape; a portion of the substrate surface will be plated only when the anode close to that portion of the substrate is powered to positive as well as that portion of the substrate surface being contacted by electrolyte at the same time. After a plating thickness reaches a predetermined value, the substrate is moved down so that the next portion of the substrate is contacted by the electrolyte and is plated.

The central idea of this invention for plating a metal film without using a seed layer produced by a process other than plating is to plate one portion of wafer a time to reduce current load to a barrier layer, since the barrier layer typically has 100 times higher resistivity than a copper metal film. For details, please see following theoretical analysis.

The attainment of the foregoing and related objects, advantages and features of the invention should be more readily apparent to those skilled in the art, after review of the following more detailed description of the invention, taken together with the drawings, in which:

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1A is a portion of a prior art plating apparatus, useful for understanding the invention.

Figure 1B is a plan view of a substrate shown in Figure 1.

Figure 2 is a corresponding plan view of a substrate during plating in accordance with the invention.

Figure 3A is a plan view of a portion of a plating apparatus in accordance with the invention.

Figure 3B is a view, partly in cross section, taken along the line 3B--3B in Figure 3A, and partly in block diagram form, of a plating apparatus in accordance with the invention.

Figure 4A is a plan view of a substrate ready for plating in accordance with the invention.

Figure 4B is a cross section view, taken along the line 4A--4A of the substrate in Figure 4A.

Figure 5 is a set of waveform diagrams, useful for understanding operation of the Figures 3A-3B embodiment of the invention.

Figures 6A and 6B are partial cross section views of plated substrates, useful for further understanding of the invention.

Figures 7 and 8 are additional sets of waveform diagrams, useful for a further understanding operation of the Figures 3A-3B embodiment of the invention.

Figures 9A-9D are plan views of portions of alternative embodiments of plating apparatuses in accordance with the invention.

Figure 10 is a plot of waveforms obtained in operation of apparatus in accordance with the invention.

Figure 11 is a flow diagram for a process in accordance with the invention.

Figure 12 is a set of waveform diagrams for an another embodiment of a process in accordance with the invention.

Figure 13A is a plan view of a portion of a second embodiment of a plating apparatus in accordance with the invention.

Figure 13B is a view, partly in cross section, taken along the line 13B--13B in Figure 13A, and partly in block diagram form, of the second embodiment of a plating apparatus in accordance with the invention.

Figure 14A is a plan view of a portion of a third embodiment of a plating apparatus in accordance with the invention.

Figure 14B is a view, partly in cross section, taken along the line 14B--14B in Figure 14A, and partly in block diagram form, of the third embodiment of a plating apparatus in accordance with the invention.

Figure 15A is a plan view of a portion of a fourth embodiment of a plating apparatus in accordance with the invention.

Figure 15B is a view, partly in cross section, taken along the line 15B--15B in Figure 15A, and partly in block diagram form, of the fourth embodiment of a plating apparatus in accordance with the invention.

Figure 16A is a plan view of a portion of a fifth embodiment of a plating apparatus in accordance with the invention.

Figure 16B is a view, partly in cross section, taken along the line 16B--16B in Figure 16A, and partly in block diagram form, of the fifth embodiment of a plating apparatus in accordance with the invention.

Figure 17 is a cross section view of a portion of a fifth embodiment of a plating apparatus in accordance with the invention.

Figure 18A is a plan view of a portion of a sixth embodiment of a plating apparatus in accordance with the invention.

Figure 18B is a view, partly in cross section, taken along the line 18B--18B in Figure 18A, and partly in block diagram form, of the sixth embodiment of a plating apparatus in accordance with the invention.

Figure 19A is a plan view of a portion of a seventh embodiment of a plating apparatus in accordance with the invention.

Figure 19B is a view, partly in cross section, taken along the line 19B--19B in Figure 19A, and partly in block diagram form, of the seventh embodiment of a plating apparatus in accordance with the invention.

Figures 20A and 20B are views, partly in cross section and partly in block diagram form, of an eighth embodiment of a plating apparatus in accordance with the invention.

Figures 21A and 21B are views, partly in cross section and partly in block diagram form, of a ninth embodiment of a plating apparatus in accordance with the invention.

Figure 22A is a plan view of a portion of a tenth embodiment of a plating apparatus in accordance with the invention.

Figure 22B is a view, partly in cross section, taken along the line 22B--22B in Figure 22A, and partly in block diagram form, of the tenth embodiment of a plating apparatus in accordance with the invention.

Figures 23A and 23B are plan views of a portion of eleventh and twelfth embodiments of plating apparatus in accordance with the invention.

Figure 24A is a plan view of a portion of a thirteenth embodiment of a plating apparatus in accordance with the invention.

Figure 24B is a view, partly in cross section, taken along the line 24B--24B in Figure 24A, and partly in block diagram form, of the thirteenth embodiment of a plating apparatus in accordance with the invention.

Figures 25A-25C are plan views of a portion of fourteenth, fifteenth and sixteenth embodiments of plating apparatus in accordance with the invention.

Figure 26A is a plan view of a portion of a seventeenth embodiment of a plating apparatus in accordance with the invention.

Figure 26B is a view, partly in cross section, taken along the line 26B--26B in Figure 26A, and partly in block diagram form, of the seventeenth embodiment of a plating apparatus in accordance with the invention.

Figures 27 and 28 are plan views of a portion of eighteenth and nineteenth embodiments of plating apparatus in accordance with the invention.

Figures 29A-29C are plan views of a portion of twentieth, twenty first and twenty second embodiments of plating apparatus in accordance with the invention.

Figure 30A is a plan view of a portion of a twenty third embodiment of a plating apparatus in accordance with the invention.

Figure 30B is a view, partly in cross section, taken along the line 30B--30B in Figure 30A, and partly in block diagram form, of the twenty third embodiment of a plating apparatus in accordance with the invention.

Figure 31A is a plan view of a portion of a twenty fourth embodiment of a plating apparatus in accordance with the invention.

Figure 31B is a view, partly in cross section, taken along the line 31B--31B in Figure 31A, and partly in block diagram form, of the twenty fourth embodiment of a plating apparatus in accordance with the invention.

Figure 32A is a plan view of a portion of a twenty fifth embodiment of a plating apparatus in accordance with the invention.

Figure 32B is a view, partly in cross section, taken along the line 32B--32B in Figure 32A, and partly in block diagram form, of the twenty fifth embodiment of a plating apparatus in accordance with the invention.

Figure 33A is a plan view of a portion of a twenty sixth embodiment of a plating apparatus in accordance with the invention.

Figure 33B is a view, partly in cross section, taken along the line 33B--33B in Figure 33A, and partly in block diagram form, of the twenty sixth embodiment of a plating apparatus in accordance with the invention.

Figures 34A-34D are cross section views of a portion of twenth seventh through thirtieth embodiments of plating apparatus in accordance with the invention.

Figure 35 shows a substrate during plating with a process in accordance with the invention.

Figures 36A-36D are plan views of thirty first through thirty fourth embodiments of plating apparatus in accordance with the invention.

Figures 37A and 37B are cross section views of a portion of thirty fifth and thirty sixth embodiments of plating apparatus in accordance with the invention.

Figure 38A is a plan view of a portion of a thirty seventh embodiment of a plating apparatus in accordance with the invention.

Figure 38B is a view, partly in cross section, taken along the line 38B--38B in Figure 38A, and partly in block diagram form, of the thirty seventh embodiment of a plating apparatus in accordance with the invention.

Figure 39 is a set of waveform diagrams useful for understanding operation of the plating apparatus in Figures 38A and 38B.

Figure 40 is a plan view of a portion of a thirty eighth embodiment of a plating apparatus in accordance with the invention.

Figure 40B is a view, partly in cross section, taken along the line 40B--40B in Figure 40A, and partly in block diagram form, of the thirty eighth embodiment of a plating apparatus in accordance with the invention.

Figure 41A is a plan view of a portion of a thirty ninth embodiment of a plating apparatus in accordance with the invention.

Figure 41B is a view, partly in cross section, taken along the line 41B--41B in Figure 41A, and partly in block diagram form, of the thirty ninth embodiment of a plating apparatus in accordance with the invention.

Figure 42A is a plan view of a portion of a fortieth embodiment of a plating apparatus in accordance with the invention.

Figure 42B is a view, partly in cross section, taken along the line 42B--42B in Figure 42A, and partly in block diagram form, of the fortieth embodiment of a plating apparatus in accordance with the invention.

Figures 43 and 44 are sets of waveform diagrams useful for understanding operation of the embodiment of Figures 42A and 42B.

Figure 45A is a plan view of a portion of a forty first embodiment of a plating apparatus in accordance with the invention.

Figure 45B is a view, partly in cross section, taken along the line 45B--45B in Figure 45A, and partly in block diagram form, of the forty first embodiment of a plating apparatus in accordance with the invention.

Figure 46A is a plan view of a portion of a forty second embodiment of a plating apparatus in accordance with the invention.

Figure 46B is a view, partly in cross section, taken along the line 46B--46B in Figure 46A, and partly in block diagram form, of the forty second embodiment of a plating apparatus in accordance with the invention.

Figure 47A is a plan view of a portion of a forty third embodiment of a plating apparatus in accordance with the invention.

Figure 47B is a view, partly in cross section, taken along the line 47B--47B in Figure 47A, and partly in block diagram form, of the forty third embodiment of a plating apparatus in accordance with the invention.

Figure 48A is a plan view of a portion of a forty fourth embodiment of a plating apparatus in accordance with the invention.

Figure 48B is a view, partly in cross section, taken along the line 48B--48B in Figure 48A, and partly in block diagram form, of the forty fourth embodiment of a plating apparatus in accordance with the invention.

Figure 49A is a plan view of a portion of a forty fifth embodiment of a plating apparatus in accordance with the invention.

Figure 49B is a view, partly in cross section, taken along the line 49B--49B in Figure 49A, and partly in block diagram form, of the forty fifth embodiment of a plating apparatus in accordance with the invention.

Figure 50 is a view, partly in cross section and partly in block diagram form, of a forty sixth embodiment of a plating apparatus in accordance with the invention.

Figure 51 is a view, partly in cross section and partly in block diagram form, of a forty seventh embodiment of a plating apparatus in accordance with the invention.

Figures 52A-52C are schematic top, cross section and side views of a first embodiment of a plating system in accordance with the invention.

Figure 53 is a flow diagram of operation of a portion of software for controlling the plating system of Figure 52.

Figures 54A-54C are schematic top, cross section and side views of a second embodiment of a plating system in accordance with the invention.

Figures 55 and 56 are schematic top views of third and fourth embodiments of plating systems in accordance with the invention.

Figures 57A-57C are schematic top, cross section and side views of a plating system in accordance with the invention.

Figure 58A is a plan view of a portion of a forty eighth embodiment of a plating apparatus in accordance with the invention.

Figure 58B is a view, partly in cross section, taken along the line 58B--58B in Figure 58A, and partly in block diagram form, of the forty eighth embodiment of a plating apparatus in accordance with the invention.

Figure 59 is a set of waveform diagrams showing power supply on/off sequences in use of the Figures 58A-58B embodiment during plating.

Figure 60A is a plan view of a portion of a forty ninth embodiment of a plating apparatus in accordance with the invention.

Figure 60B is a cross section view, partly taken along the line 60B--60B in Figure 60A, of the forty ninth embodiment of a plating apparatus in accordance with the invention.

Figure 61 is a partly cross section and partly schematic view of a fiftieth embodiment of a plating apparatus in accordance with the invention.

Figures 62-71 are schematic views of fifty first through sixtieth embodiments of plating apparatuses in accordance with the invention.

DETAILED DESCRIPTION OF THE INVENTION

Turning now to the drawings, more particularly to Figures 1A-1B, there is shown a portion of a prior art plating apparatus, useful for understanding the present invention.

Theoretical calculation of potential difference between center and edge of wafer during conventional plating

Figs. 1A shows a cross section view of a conventional fountain type plating tool and a semiconductor wafer 31 with a thin barrier layer 400. The following theoretical calculation is for determining the potential difference between the center and the periphery of the wafer during normal plating. Assuming plating current density on the whole wafer surface is the same, the potential difference can be calculated by the following formula:

$$V = \left(\frac{I_0 \rho_s}{4\pi r_0^2}\right)(r^2 - r_0^2) \qquad (1)$$

where: r is the radius (cm), r_0 is the radius of a wafer (cm), I_0 is the total plating current flow to the wafer (Amp.), ρ_s is the sheet resistance of barrier layer (Ω/square).

Assuming the atomic radius = 3 Å, then we can calculate that the surface density is 1E15 atom/cm^2. The density of current flowing to the wafer can be expressed as:

$$I_D = \left(\frac{2 \times 1E15}{60}\right)\left(\frac{q\,P.R.}{D_{atom}}\right) \qquad (2)$$

where, I_D is the plating current density (A/cm^2), q is the charge of an electron (C), P.R. is the plating rate (Å /min), D_{atom} is the diameter of an atom. Substitute P.R. = 2000 Å /min, q = 1.82E-19 C, and = 3 Å into eq.(2):

$$I_D = \left(\frac{2 \times 1E15}{60}\right)\left(\frac{1.62E\text{-}19 \times 2000.}{3}\right) = 3.6\ E\text{-}3\ A/cm^2 \qquad (3)$$

Total current flowing to a 200 mm wafer is

$$I_0 = \pi r_0^2 I_D = 3.14 \times 100 \times 3.6E\text{-}3 = 1.13\ Amp. \qquad (4)$$

Sheet resistance depends on thickness of film, and the method of depositing the film. Sheet resistance at thickness of 200 Å and deposited by a normal PVD or CVD method is in a range of 100 to 300 Ω/square. Substituting above I_0= 1.13 Amp., ρ_s = 100 to 300 Ω/square, and r = 0, r_0 = 10 cm into eq.(1), the potential difference between the center and the periphery (edge) of the wafer is:

$$V = 8.96 \text{ to } 26.9\ Volt. \qquad (5)$$

The normal plating voltage in acid Cu plating is in a range of 2 to 4 Volts. It is clear that such a potential difference will make it impossible to plate directly onto barrier layer by a conventional plating tool. Even though metal still can be plated on the center of the wafer by using over voltage, a substantial quantity of H^+ ions will come out together with metal ions at the periphery of the wafer, which makes a poor quality of metal film. For the semiconductor interconnect application, plated copper film will have a very large resistivity, and poor morphology.

Theoretical calculation of potential difference between outside and inside of plating area during plating of the invention

As shown in Fig. 2, the invention only plates a portion of wafer at one time. The potential difference between the position at radius r_2 and the position at radius r_1 can be expressed as:

$$V_{21} = \int dv = \int I\, dR = \int I_D(\pi r_2^2 - \pi r_1^2)(\rho_s/2\pi r)dr$$

$$= (I_D\rho_s/2)\,[\,(0.5\, r_2^2 - r_1^2 \ln r_2) - (0.5\, r_1^2 - r_1^2 \ln r_1)\,] \qquad (6)$$

The worst case is on the periphery of the wafer. Substitute r_1= 9 cm, r_2 = 10 cm, I_D = 3.6E-3 Amp.(corresponding to P.R. = 2000 Å /min), ρ_s = 100 to 300 Ω/square into eq.(6):

$$V_{21} = 0.173 \text{ to } 0.522 \text{ Volts} \qquad (7)$$

Hydrogen overvoltage is about 0.83 V. It is clear that no hydrogen comes out during plating in accordance with the invention.

DESCRIPTION OF PREFERED EMBODIMENTS

In describing the variety of embodiments of the invention, corresponding parts in different figures are designated with the same reference number in order to minimize repetitive description.

1. Multiple power supplies and multiple LMFCs

Figs. 3A-3B are schematic views of one embodiment of the apparatus for plating a conductive film directly on a substrate with a barrier layer on top in accordance with the present invention. The plating bath includes anode rod 1 placed in tube 109, and anode rings 2, and 3 placed between cylindrical walls 107 and 105, 103 and 101, respectively. Anodes 1, 2, and 3 are powered by power supplies 13, 12, and 11, respectively. Electrolyte 34 is pumped by pump 33 to pass through filter 32 and reach inlets of liquid mass flow controllers (LMFCs) 21, 22, and 23. Then LMFCs 21, 22 and 23 deliver electrolyte at a set flow rate to sub-plating baths containing anodes 3, 2 and 1,

respectively. After flowing through the gap between wafer 31 and the top of the cylindrical walls 101, 103, 105, 107 and 109, electrolyte flows back to tank 36 through spaces between cylindrical walls 100 and 101, 103 and 105, and 107 and 109, respectively. A pressure leak valve 38 is placed between the outlet of pump 33 and electrolyte tank 36 to leak electrolyte back to tank 36 when LMFCs 21, 22, 23 are closed. Bath temperature is controlled by heater 42, temperature sensor 40, and heater controller 44. A wafer 31 held by wafer chuck 29 is connected to power supplies 11, 12 and 13. A drive mechanism 30 is used to rotate wafer 31 around the z axis, and oscillate the wafer in the x, y, and z directions shown. The LMFCs are anti-acid or anti corrosion, and contamination free type mass flow controllers of a type known in the art. Filter 32 filters particles larger than 0.1 or 0.2 μm in order to obtain a low particle added plating process. Pump 33 should be an anti-acid or anticorrosion, and contamination free pump. Cylindrical walls 100, 1001, 103, 105, 107 and 109 are made of electrically insulating, anti-acid or anti-corrosion, and non-acid dissolved, metal free materials, such as tetrafluoroethylene, polyvinyl chloride (PVC), polyvinylidene fluoride (PVDF), polypropylene, or the like.

Figs. 4A-4B show the wafer 31 with barrier layer 203 on top. The barrier layer 203 is used to block diffusion of the plated metal into the silicon wafer. Typically, titanium nitride or tantalum nitride are used. In order to reduce the contact resistance between the cathode lead wire and the barrier layer, a metal film 201 is deposited by PVD or CVD on the periphery of wafer 31. The thickness of metal film 201 is in a range of 500 Å to 2000 Å . The material of film 201 is preferably the same as that plated later. For example, Cu is preferably chosen as material of film 201 for plating a Cu film.

1A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 21 only, so that electrolyte only touches a portion of wafer 31 above anode 3.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 11. Positive metal ion will be plated onto portion area of wafer 31 above anode 3.

Step 3: When the thickness of the metal conductive film reaches the set-value or thickness, turn off power supply 11 and turn off LMFC 21.

Step 4: Repeat step 1 to 3 for anode 2, using LMFC 22 and power supply 12.

Step 5: Repeat step 4 for anode 1, using LMFC 23 and power supply 13.

During the above plating process, the power supplies can be operated in DC mode, pulse mode, or DC pulse mixed mode. In DC mode, the power supplies can be operated in a constant current mode, or a constant voltage mode, or a combination of the constant current mode and constant voltage mode. The combination of the constant current mode and constant voltage mode means that the power supply can be switched from one mode to the other mode during the plating process. Fig 5 shows each power on/off sequence during a representative seed layer plating. T_p is called plating time, i.e. positive pulse on time during one cycle; T_e is called etching time, i.e. negative pulse on time during one cycle. T_e/T_p is called the etching plating ratio. It is generally in the range of 0 to 1. As shown in Fig. 6A and 6B, a large ratio of T_e/T_p means better gap filling or less cusping, but a lower plating rate. A small ratio of T_e/T_p means a higher plating rate, but poor gap filling or more cusping.

1B. Process steps for succeeding metal plating on the metal seed layer plated in process 1A.

Step 6: Turn on LMFCs 21, 22, and 23. In principle, the flow rate of electrolyte from each LMFC is set as proportional to wafer area covered by the corresponding anode.

Step 7: After all flow is stabilized, turn on power supplies 11, 12, and 13. In principle, the current of each power supply is also set as proportional to the wafer area covered by corresponding anode.

Step 8: Turn off power supplies 11, 12, and 13 at the same time when plating current is used as thickness uniformity tuning variable. Alternatively, the power supplies can be turned off at different times for adjusting plating film thickness uniformity.

Fig. 7 shows a representative sequence for plating metal film on the pre-plated metal seed layer. As mentioned above, total plating time T_3, T_2, and T_1 can be the same when using the plating current as a variable to tune thickness uniformity within wafer, or can be different when using plating time to tuning the thickness uniformity within a wafer.

The number of anodes can be any number larger than 1. The more electrodes, the better film uniformity can be expected. Considering a trade off between the performance and cost, the number of the anodes is typically 7 to 20 for plating a 200 mm wafer, and 10 to 30 for plating a 300 mm wafer.

As shown in Fig. 8, instead of using the bipolar pulse wave form (a), a modified sine-wave pulse wave form (b), a unipolar pulse wave form (c), a pulse reverse wave form (d) , a pulse-on-pulse wave form (e), or a duplex pulse wave form (f) can be used.

In a seed layer plating process, a sequence of anode 3, then anode 2, and then anode 1 is usually preferred, but the plating sequence can also be as follows:

1) anode 1, then anode 2, and then anode 3;
2) anode 2, then anode 1, and then anode 3;
3) anode 2, then anode 3, and then anode 1;
4) anode 3, then anode 1, and then anode 2; or
5) anode 1, then anode 3, and then anode 2

Figs. 9A-9D show schematic cross section views of other embodiments of anode and wall shapes. It can be seen that the wafer area above the space between electrode 103 and 105 receives less plating current than the wafer area above anode 3 does in the case of Fig. 3. This causes thickness variation across the wafer if wafer is only rotated during plating process. In order to plate a better uniformity of film without oscillating wafer in the x and y directions, the shape of the anodes and walls can be, for example, a triangle, square, rectangle, pentagon, polygon, or ellipse. In these ways, the plating current distribution can be averaged out across the wafer.

Fig. 10 shows a mechanism to verify if the seed layer becomes a continuous film across the whole wafer. Since the resistivity of a barrier layer (Ti/TiN or Ta/TaN) is about 50 to 100 times that of metallic copper, the potential difference between an edge and the center before plating a seed layer is much higher than that after plating a continuous copper seed layer. This resistance can be calculated by measuring the output voltage and current of power supplies 11, 12 and 13 as shown in Fig. 10. When the seed layer becomes a continuous film, the loading resistance reduces significantly. In this way, it also can be determined which area is not covered by a continuous film. For instance:

Logic Table 1

1) if V_{11}, V_{12} are small, and V_{13} is large, then the film on the wafer area above anode 1 is not continuous;

2) if V_{11} is small, and V_{12} and V_{13} are large, then at least the film on the wafer area above anode 2 is not continuous;

further under condition (2),

if V_{12} and V_{13} are close to each other, then the film on the wafer area above anode 1 is continuous;

if V_{12} and V_{13} are significantly different, then the film on the wafer area above anode 1 is not continuous;

3) if V_{11}, V_{12} and V_{13} are large, then at least the film on the wafer area above anode 3 is not continuous;

further under condition (3)

if V_{12} and V_{13} are significantly different, then the film on the wafer areas above anode 2 and anode 1 are not continuous;

If V_{11} and V_{12} are significantly different, and V_{12} and V_{13} are close to each other, then the film on the wafer area above anode 2 is not continuous, but the film on the wafer area above area 1 is continuous;

If V_{11} and V_{12} are close to each other, and V_{12} and V_{13} are significantly different, then the film on the wafer area anode 2 is continuous, and the film on the wafer area above anode 1 is not continuous.

If V_{12} and V_{13} are close to V_{11}, then the film on the wafer areas above anode 1 and 2 are continuous.

Through a logic check as shown in Fig. 11, it can be figured out where the seed layer is continuous. Then further seed layer plating can be performed.

Fig. 12 shows a process sequence for plating a seed layer with the whole area wafer immersed in electrolyte employing the embodiment of Figs. 3A-3B. In the first half cycle, the wafer area above anode 3 is in plating mode, and wafer areas above anode 2 and 1 are in etching mode. In the second half cycle, the wafer area above anode 3 is in etching mode, and wafer areas above anodes 2 and 1 are in plating mode. In this way, part of the plating current is cancelled by etching current, and therefore total current flow to the periphery of the wafer is significantly reduced. Instead of using a bipolar pulse wave form, other pulse wave forms as shown in Fig. 7 also can be used.

Figs. 13A-13B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 13A-13B is similar to that of Figs. 3A-3B except that LMFCs 21, 22 and 23 are replaced by valves 51, 52, 53 and LMFC 55. Valves 51, 52 and 53 are on/off valves. The flow rate setting of LMFC 55 is determined by the status of each valve as follows:

Flow rate setting of LMFC 55 = F.R. 3 x f(valve 51) +

F.R. 2 x f(valve 52) +
F.R. 1 x f(valve 53)

where: F.R. 1 is the flow rate setting for anode 1, F.R. 2 the flow rate setting for anode 2, and F.R. 3 is the flow rate setting for anode 3, and f (valve #) is the valve status function defined as follows:

f (valve #) = 1, when valve # is turned on;
0, when valve # is turned off.

Figs. 14A-14B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 14A-14B is similar to that of Figs. 3A-3B except that LMFCs 21, 22 and 23 are replaced by on/off valves 51, 52, 53 and three pumps 33. Electrolyte flowing to each anode is controlled independently by one pump 33 and one on/off valve.

Figs. 15A-15B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 15A-15B is similar to that of Figs. 3A-3B except that additional anodes 5 and 4 are added between cylindrical walls 109 and 107, and between cylindrical walls 103 and 105, respectively, anode 3 and cylindrical wall 101 are taken out, and on/off valves 81, 82, 83, 84 are inserted between the outlet of LMFCs 21, 22, 23, 24 and tank 36.

2A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 21 and valves 82,83, and 84; turn off LMFCS 22, 23, 24 and valve 81, so that electrolyte only touches the portion of the wafer above anode 4, and then flows back to tank 36 through return path spaces between cylindrical walls 100 and 103, through valves 82, 83, and 84.

Step 2: After flow of electrolyte stabilized, turn on power supply 11. Positive metal ions will be plated onto the portion of wafer 31 above anode 4.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 11 and turn off LMFC 21.

Step 4: Repeat step 1 to 3 for anode 3 (turn on LMFC 22, valves 81, 83, 84, and power supply 12, and turn off LMFCS 21 23, 24, valve 82, power supplies 11, 13, 14).

Step 5: Repeat step 4 for anode 2 (turn on LMFC 23, valves 81, 82, 84, and power supply 13, and turn off LMFCS 21, 22, 24, valve 83, and power supplies 11, 12, 14).

Step 6: Repeat step 4 for anode 1 (turn on LMFC 24, valves 81, 82, 83, and power supply 14, and turn off LMFCS 21, 22, 23, valve 84, and power supplies 11, 12, 13).

In the above seed layer plating process, instead of plating from the periphery of the wafer to the center of the wafer, the plating also can be performed from the center to the periphery, or can be performed with a randomly chosen anode sequence.

2B. Process steps for succeeding metal plating on the metal seed layer plated in process 2A.

Step 7: Turn on LMFCS 21, 22, 23 and 24 and turn off valves 81, 82, 83, 84. In principle, the flow rate of electrolyte from each LMFC is set as proportional to the wafer area covered by the corresponding anode.

Step 8: After all flow is stabilized, turn on power supplies 11, 12, 13 and 14. In principle, the current of each power supply is set as proportional to the wafer area covered by the corresponding anode.

Step 9: Turn off power supplies 11, 12,13 and 14 at the same time when plating current is used as thickness uniformity tuning variable. The power supplies can also be turned off at different times for adjusting plating film thickness uniformity.

Figs. 16A-16B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 16A-16B is similar to that of Figs. 15A-15B except that on/off valves 81, 82, 83, 84 are removed, and the electrolyte return path is reduced to only one between cylindrical walls 100 and 103.

3A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 21 only, turn off LMFCS 22, 23, 24. The whole wafer is immersed in the electrolyte. However, only the portion of wafer above anode 4 faces the flowing electrolyte from LMFC 21.

Step 2: After the flow of electrolyte stabilized, turn on power supply 11 to output positive potential to electrode 4 and turn on power supplies 12, 13, and 14 to output negative potential to electrode 3, 2, and 1, respectively. Therefore, positive metal ions will be plated only onto the portion of wafer 31 above anode 4.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 11 and turn off LMFC 21.

Step 4: Turn on LMFC 22 only, turn off LMFCS 21, 23, 24. In this way, even whole wafer area is immersed in the electrolyte, only the wafer area above anode 3 is facing the flowing electrolyte from LMFC 22.

Step 5: Repeat step 2 to 3 for anode 3 (turn on power supply 12 to output positive potential to anode 3, and power supplies 11, 13, and 14 to output negative potential to anode 4, 2, and 1, and turn off LMFCS 21, 23, 24).

Step 6: Repeat step 4 to 5 for anode 2 (turn on LMFC 23, and power supply 13 to output positive potential to anode 2, and power supplies 11, 12, and 14 to output negative potential to anode 4, 3, and 1, and turn off LMFCS 21, 22, 24).

Step 7: Repeat step 4 to 5 for anode 1 (turn on LMFC 24, and power supply 14 to output positive potential to anode 1, and power supplies 11, 12, and 13 to output negative potential to anode 4, 3 and 2, and turn off LMFCS 21, 22, 23).

In the above seed layer plating process, instead of plating from the periphery of the wafer to the center of the wafer, the plating also can be performed from the center to the periphery, or can be performed with a randomly chosen anode sequence.

3B. Process steps for succeeding metal plating on the metal seed layer plated in process 3A

Step 8: Turn on LMFCS 21, 22, 23 and 24. In principle, the flow rate of electrolyte from each LMFC is set as proportional to the wafer area covered by the corresponding anode.

Step 9: After all flow is stabilized, turn on power supplies 11, 12, 13 and 14. In principle, the current of each power supply is set as proportional to the wafer area covered by the corresponding anode.

Step 10: Turn off power supplies 11, 12,13 and 14 at the same time when plating current is used as the thickness uniformity tuning variable. Also the power supplies can be turned off at different times for adjusting plating film thickness uniformity.

Fig. 17 shows another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Fig. 17 is similar to that of Figs. 3A-3B except that a diffuser ring 112 is added above each anode to make the flow rate uniform along its cylindrical wall. The diffuser can be made by punching many holes through the diffuser ring, or directly made of porous materials with porosity range of 10% to 90%. The material for making the diffuser is anti-acid, anti-corrosion, particle and contamination free.

Figs. 18A-18B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 18A-18B is similar to that of Figs. 3A-3B except that a charge accumulator meter is added to each power supply to precisely measure the charge each power supply provides during the plating process. For instance, the total number of atoms of copper can be calculated by the accumulated charge divided by two, because copper ions have a valence of two.

Figs. 19A-19B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 19A-19B is similar to that of Figs. 3A-3B except that the number of electrolyte inlets to the plating bath is two instead of one. This will further enhance the flow rate uniformity along the periphery of the cylindrical walls. The number of inlets also can be 3, 4, 5, 6, ... i.e. any number larger than 2 in order to make the flow rate uniform along the periphery of the cylindrical walls.

Figs. 20A-20B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 20A-20B is similar to that of Figs. 15A-15B and Figs. 16A-16B, except that the height of the cylindrical walls is increasing along the outward radial direction as shown in Fig. 20A, and is reduced along the outward radial direction as shown in Fig. 20B. This provides a additional variable to manipulate the flow pattern of electrolyte and plating current in order to optimize the plating conditions.

Figs. 21A-21B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 21A-21B is similar to that of Figs. 3A-3B except that the height of the cylindrical walls is increasing along the outward radial direction as shown in Fig. 21A, and is reducing along the outward radial direction as shown in Fig. 21B. This provides an additional variable to manipulate the flow pattern of electrolyte and plating current in order to optimize the plating conditions.

Figs. 22A-22B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 22A-22B is similar to that of Figs. 3A-3B, except that the cylindrical walls can move up and down to adjust the flow pattern. As shown in Fig. 22B, cylindrical walls 105 and 107 are moved up, so that the electrolyte flows toward the portion of wafer above wall 105 and 107. Plating process steps are described as follows:

4A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 21 only and move cylindrical walls 101, 103 close to the wafer, so that electrolyte only touches the portion of the wafer above cylindrical walls 101 and 103.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 11. Positive metal ions will be plated onto the portion of wafer 31 above cylindrical walls 101 and 103.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 11, turn off LMFC 21, and move cylindrical walls 101 and 103 to a lower position.

Step 4: Repeat step 1 to 3 for cylindrical walls 105 and 107 (LMFC 22, cylindrical wall 105 and 107, and power supply 12).

Step 5: Repeat step 4 for tube 109 (LMFC 23, tube 109, and power supply 13).

4B. Process steps for succeeding metal plating on the metal seed layer plated in process 4A.

Step 6: Turn on LMFCS 21, 22, and 23, and move all cylindrical walls 101, 103, 105, 107 and tube 109 close to wafer 31. In principle, the flow rate of electrolyte from each LMFC is set as proportional to the wafer area covered by the corresponding LMFC.

Step 7: After all flow is stabilized, turn on power supplies 11, 12, and 13. In principle, the current from each power supply is proportional to the wafer area covered by the corresponding anode or power supply.

Step 8: Turn off power supplies 11, 12, and 13 at the same time when plating current is used as the thickness uniformity tuning variable. The power supplies also can be turned off at different times for adjusting plating film thickness uniformity.

Figs. 23A-23B show another two embodiments of apparatus for plating a conductive film in accordance with the present invention. The embodiments of Figs. 23A and 23B are similar to those of Figs. 15A-15B and Figs. 3A-3B, except that the cylindrical walls and anode ring are divided into six sectors by plate 113. The number of sectors can be any number larger than 2. The following table 2 shows possible combinations of anode to power supply connections and each sector to an LMFC.

Table 2

Combination type	Anode connection to power supply in each sector	Sector connection to LMFC
1	Each anode is connected to an independent power supply	Each sector is connected to an independent LMFC
2	Each anode is connected to an independent power supply	Sectors on the same radius are connected to an independent LMFC
3	Each anode is connected to an independent power supply	All sectors are connected to one common LMFC
4	Anodes on the same radius are connected to an independent power supply	Each sector is connected to an independent LMFC
5	Anodes on the same radius are connected to an independent power supply	Sectors on the same radius are connected to an independent LMFC
6	Anodes on the same radius are connected to an independent power supply	All sectors are connected to one common LMFC
7	All anodes are connected to one common power supply	Each sector is connected to an independent LMFC
8	All anodes are connected to one common power supply	Sectors on the same radius are connected to an independent LMFC
9	All anodes are connected to one common power supply	All sectors are connected to one common LMFC

In the above table, the operation of combination types 1, 2, 4, and 5 are the same as described above. In the case of combination types 1,2, and 3, the wafer rotating mechanism can be eliminated since each anode at a different sector is controlled by an independent power supply. For instance, the thickness of the plating film on a portion of

the substrate can be manipulated by controlling the plating current or the plating time of the anode below the same portion of the substrate. The operation of combination types 3, 6, 7, 8, 9 will be discussed later in detail.

Figs. 24A-24B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 24A-24B is similar to that of Figs. 3A-3B except that the cylindrical walls and anode ring are replaced by multiple rod type anodes 1 and tubes 109. Electrolyte comes out of the tubes 109, touches the wafer surface, and then flows back to the tank (not shown) through multiple holes 500. The tubes and anodes in a ring are placed in the same circle. There are multiple holes between two adjacent ring of tubes and anodes for draining electrolyte back to tank 36. The following table 3 shows possible combinations of anode to power supply connection and each sector to LMFC.

Table 3

Combination type	Anode connection to power supply in each tube	Tube connection to LMFC
1	Each anode is connected to an independent power supply	Each tube is connected to an independent LMFC
2	Each anode is connected to an independent power supply	Tubes on the same radius are connected to an independent LMFC
3	Each anode is connected to an independent power supply	All tubes are connected to one common LMFC
4	Anodes on the same radius are connected to an independent power supply	Each tube is connected to an independent LMFC
5	Anodes on the same radius are connected to an independent power supply	Tubes on the same radius are connected to an independent LMFC
6	Anodes on the same radius are connected to an independent power supply	All tubes are connected to one common LMFC
7	All anodes are connected to one common power supply	Each tube is connected to an independent LMFC
8	All anodes are connected to one common power supply	Tubes on the same radius are connected to an independent LMFC
9	All anodes are connected to one common power supply	All tubes are connected to one common LMFC

In the above table, the operation of combination types 1, 2, 4, and 5 are the same as described above. In the case of combination types 1,2, and 3, the wafer rotating mechanism can be eliminated since each anode at a different tube is controlled by an independent power supply. For instance, the thickness of plating film on a portion of the

substrate can be manipulated by controlling the plating current or the plating time of the anode below the same portion of the substrate. The operation of combination types 3, 6, 7, 8, 9 will be discussed later in detail.

Instead of placing tubes and anodes on a circular ring, the tubes and anodes also can be placed on triangular, square, rectangular, pentagonal, polygonal, and elliptical rings. Triangular, square and elliptical rings are shown in Figs. 25A-25C.

2. Multiple LMFCs and Single Power Supply

Figs. 26A-26B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 26A-26B is similar to that of Figs. 3A-3B except that the anode rings and cylindrical walls are replaced by a single anode 240, bar 242 and valves 202, 204, 206, 208, 210, 212, 214, 216 and 218. The power supplies is reduced to a singe power supply 200. The new valves are on/off valves, and are used to control electrolyte flowing to the wafer area. Valves 208 and 212, 206 and 214, 204 and 216, 202 and 218 are placed symmetrically on bar 242, respectively.

5A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on pump 33, LMFC 55, and valves 202 and 218 as well as drive 30, so that electrolyte coming out of valves 202 and 218 only touches the peripheral portion of the wafer above valve 202 and 218.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 200. Positive metal ions will be plated onto the peripheral portion of wafer 31 above valve 202 and 218.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 200 and turn off LMFC 55, valves 202 and 218.

Step 4: Repeat step 1 to 3 for valves 204 and 216.

Step 5: Repeat step 4 for valves 206 and 214.

Step 6: Repeat step 4 for valves 208 and 212.

Step 7: Repeat step 4 for valves 210.

During the above plating process, the power supply can be operated in DC mode, or any of the variety of pulse modes shown in Fig. 8.

5B. Process steps for succeeding metal plating on the metal seed layer plated in process 5A.

Step 8: Turn on LMFC 55 and all valves 202, 204, 206, 208, 210, 212, 214, 216, 218, so that electrolyte touches the whole wafer area.

Step 9: After all flow is stabilized, turn on power supplies 200.

Step 10: Turn off power supply 200 and all the valves when the film thickness reaches the set value. The valves can also be turned off at different times with the power supply 200 turned on for adjusting the plating film thickness uniformity within the wafer.

Fig. 27 shows another embodiment of apparatus for plating conductive film in accordance with the present invention. The embodiment of Fig. 27 is similar to that of Figs. 26A-26B, except that all valves are placed on the bar 242 with a different radius in order to plate metal with better uniformity. Plating process steps are described as follows:

6A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on pump 33, LMFC 55, and valve 218 as well as drive 30, so that electrolyte coming out of valve 218 only touches the peripheral portion of the wafer above valve 218.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 200. Positive metal ions will be plated onto the peripheral portion of wafer 31 above valve 218.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 200, LMFC 55 and valve 218.

Step 4: Repeat step 1 to 3 for valve 204.

Step 5: Repeat step 4 for valve 216.

Step 6: Repeat step 4 for valve 206

Step 7: Repeat step 4 for valves 214, 208, 212, and 210, respectively.

During the above plating process, the power supply 200 can be operated in DC mode or any of the variety of pulse modes shown in Fig. 8.

6B. Process steps for succeeding metal plating on the metal seed layer plated in process 6A.

Step 8: Turn on LMFC 55 and all valves 204, 206, 208, 210, 212, 214, 216, 218, so that electrolyte touches the whole wafer area.

Step 9: After all flow is stabilized, turn on power supply 200.

Step 10: Turn off power supply 200 and all valves when the film thickness reaches the set value. The valves can also be turned off at different times with the power supply 200 turned on for adjusting plating film thickness uniformity within the wafer.

Fig. 28 shows another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Fig. 28 is similar to that of Fig. 26 except that an additional bar is added to form a cross shape bar structure 244. Valves 202 and 218, 204 and 216, 206 and 214, 208 and 212 are placed symmetrically on the horizontal portion of bar structure244. Similarly, valves 220 and 236, 222 and 234, 224 and 232 are placed symmetrically on the vertical portion of the bar structure 244. All valves on the horizontal portion of bar 244 also have a different radius from those on the vertical portion of bar 244, respectively. Plating process steps are described as follows:

7A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on pump 33, LMFC 55, and valve 218 and 202 as well as drive 30, so that electrolyte coming out of valves 218 only touches the peripheral portion of the wafer above valves 218 and 202.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 200. Positive metal ions will be plated onto the peripheral portion of wafer 31 above valves 218 and 202.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 200, LMFC 55 and valves 218 and 202.

Step 4: Repeat step 1 to 3 for valves 220 and 236 .

Step 5: Repeat step 4 for valves 204 and 216.

Step 6: Repeat step 4 for valves 222 and 234.

Step 7: Repeat step 4 for valves 206 and 214, 224 and 232, 208 and 212, and 210 only, respectively.

During the above plating process, the power supply can be operated in DC mode, or any of the variety of pulse modes shown in Fig. 8.

7B. Process steps for succeeding metal plating on the metal seed layer plated in process 7A.

Step 8: Turn on LMFC 55 and all valves 202, 204, 206, 208, 210, 212, 214, 216, 218, 220, 222, 224, 232, 234, 236, so that electrolyte touches the whole wafer area.

Step 9: After all flow is stabilized, turn on power supply 200.

Step 10: Turn off power suppy 200 and all valves when the film thickness reaches the set value. The valves can also be turned off at different times with the power supply 200 turned on for adjusting plating film thickness uniformity within the wafer.

Figs. 29A-29C show portions of an additional three embodiments of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Fig. 29A is similar to that of Figs. 26A-26B except that the number of bars is increased to three. The angle between two adjacent bars is 60°. The embodiment of Fig. 29B is similar to that of Figs. 26A-26B except that the number of bars is increased to four. The angle between two adjacent bars is 45°. The embodiment of Fig. 29C is similar to that of Figs. 26A-26B except that the bar is reduced to 0.5, i.e. half a bar. Alternatively, the number of bars can be 5, 6, 7, or more.

The plating step sequence can be started from valves close to the periphery of the wafer, or started from the center of the wafer, or started randomly. Starting from the periphery of the wafer is preferred since the previously plated metal seed layer (with a larger diameter) can be used to conduct current for plating the next seed layer (with a smaller diameter).

Figs. 30A-30B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 30A-30B is similar to that of Figs. 26A-26B except that fixed position valves (jet) are replaced by two movable anode jets 254. Anode jets 254 are placed under wafer 31 and sit on guide bar 250. Anode jets 254 inject electrolyte onto a portion of wafer 31, and can move in the x direction as shown in Fig. 30B. Fresh electrolyte is supplied through flexible pipe 258. This embodiment is especially preferred for plating a seed layer. The seed layer plating process is shown as follows:

8A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on pump 33, LMFC 55 and valves 356 as well as drive 30, so that electrolyte coming out of valves 356 only touches the peripheral portion of the wafer above valves 356.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 200. Positive metal ions will be plated onto the peripheral portion of wafer 31 above valves 356.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 200, LMFC 55, and valves 356.

Step 4: Move anode jet 254 to the next position with a smaller radius;

Step 5: Repeat step 1 to 4 until the whole wafer area is plated by the thin film.

The above process steps can be modified as follows:

Step1 : Same as above

Step2: Same as above

Step 3: When the thickness of the conductive film reaches a certain percentage of the predetermined set-value or thickness, start slowly moving anode jet 254 radially toward the wafer center. The rate of moving the anode jet 254 is determined by the predetermined set-value or thickness. Also since the surface area plated by the anode jet 254 is proportional to the radius of the position of anode jet 254, the rate of moving anode jet 254 increases as it moves toward the wafer center.

Step 4: When anode jet 254 reaches the wafer center, turn off power supply 200, LMFC 55, and valves 356.

Figs. 31A-31B shows another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 31A-31B is similar to that of Figs. 30A-30B except that two additional movable anode jets are added in the Y direction in order to increasing plating speed. The process sequence is similar to that of the Figs. 30A-30B embodiment.

Figs. 32A-32B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 32A-32B is similar to that of Figs. 30A-30B except that wafer 31 is immersed into the electrolyte. A movable anode is placed very close to the wafer 31 in order to focus plating current on a portion of wafer 31. The gap size is in a range of 0.1 mm to 5 mm, and preferably 1 mm. The process sequence is similar to that of the Fig. 30 embodiment.

Figs. 33A-33B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 33A-33B is similar to that of Figs. 32A-32B except that fresh electrolyte is input from the center of the bath through pipes 260 instead of anode jets 254 through flexible pipe 258. Wafer 31 is also immersed into the electrolyte. Similarly, a movable anode is placed very close to

wafer 31 in order to focus plating current on a portion of wafer 31. The gap size is in a range of 0.1 mm to 5 mm, and preferably 1 mm. The process sequence is similar to that of Fig. 30.

Figs. 34A-34D show four embodiments of movable anodes in accordance with the present invention. Fig. 34A shows an anode structure consisting of anode 252 and case 262. Case 262 is made of insulator materials such as tetrafluoroethylene, PVC, PVDF, or polypropylene. Fig, 34B shows an anode structure consisting of anode 266 and case 264. The electrolyte is feed through a hole at the bottom of case 264. Fig. 34C shows an anode structure consisting of anode 262, electrodes 274 and 270, insulator spacer 272 and case 262, and power supplies 276, 268. Electrode 274 is connected to negative output of power supply 276, and electrode 270 is connected to cathode wafer 31. The function of electrode 274 is to trap any metal ions flowing out of case 262, therefore no film is plated on the wafer area outside of case 262. The function of electrode 270 is to prevent electrical field leakage from electrode 274 to minimize any etching effect. The embodiment of Fig. 34D is similar to that of Fig.34C except that the case 264 has a hole at the bottom for electrolyte to flow through.

Fig. 35 shows the surface status of a wafer during plating. Wafer area 280 was plated by a seed layer, area 284 is in the process of plating, and wafer area 282 has not been plated.

Figs. 36A-36C show an additional three embodiments of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Fig. 36A is similar to that of Figs. 30A-30B except that the number of bars is increased to three. The angle between two adjacent bars is 60°. The embodiment of Fig. 36B is similar to that of Figs. 30A-30B except that the number of bars is increased to four. The angle between two adjacent bars is 45°. The embodiment of Fig. 36C is similar to that of Figs. 30A-30B except that the number of bars is reduced to 0.5, i.e. half a bar. Alternatively, the number of bars can be 5, 6, 7 or more.

The embodiment of Fig. 36D is similar to that of Figs. 30A-30B except that the shape of bar 250 is a spiral instead of a straight line. Movable anode jet 254 is movable along the spiral bar so that good plating uniformity can be achieved without rotating the wafer. This simplifies the wafer chuck mechanism.

Figs. 37A and 37B show additional two embodiments of apparatus for plating a conductive film in accordance with the present invention. The embodiments of Fig. 37A

and 37B are similar to that of Figs. 30A-30B, except that the wafer is placed upside down and vertically, respectively.

Figs. 38A-38B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 38A-38B is similar to that of Figs. 16A-16B except that all of the anodes are replaced by a one piece anode 8. Anode 8 is connected to single power supply 11. Plating process steps using this embodiment are described as follows:

9A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 21 and valves 82,83, and 84 and turn off LMFCS 22, 23, 24 and valve 81, so that electrolyte only touches the portion of the wafer above sub-plating bath 66, and then flows back to tank 36 through the return paths of spaces between cylindrical walls 100 and 103, 105 and 107, 107 and 109, and tube 109.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 11. Positive metal ions will be plated onto the portion of wafer 31 above sub-plating bath 66.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 11 and turn off LMFC 21.

Step 4: Repeat step 1 to 3 for LMFC 22 (turn on LMFC 22, valves 81, 83, 84, and power supply 11, and turn off LMFCs 21 23, 24, valve 82).

Step 5: Repeat step 4 for LMFC 23 (turn on LMFC 23, valves 81, 82, 84, and power supply 11, and turn off LMFCs 21, 22, 24, valve 83).

Step 6: Repeat step 4 for LMFC 24 (turn on LMFC 24, valves 81, 82, 83, and power supply 11, and turn off LMFCs 21, 22, 23 and valve 84).

In the above seed layer plating process, instead of plating from the periphery of the wafer to the center of the wafer, the plating also can be performed from the center to the periphery, or can be performed in a randomly chosen anode sequence.

9B. Process steps for succeeding metal plating on the metal seed layer plated in process 9A.

Step 7: Turn on LMFCs 21, 22, 23 and 24 and turn off valves 81, 82, 83, 84. In principle, the flow rate of electrolyte from each LMFC is set as proportional to the wafer area covered by the corresponding LMFC.

Step 8: After all flows are stabilized, turn on power supply 11.

Step 9: Turn off power supply 11 when the film thickness reaches the set-value.

LMFCs can be turned off at different times in order to adjust the plating film thickness uniformity as shown in Fig. 39. At time t_1, only LMFCs 21, 23, and 24 are turned off, and valves 81, 83, and 84 are also turned off. Therefore, electrolyte does not touch the wafer except in the area above sub-plating bath 64. As the power supply 11 remains turned on, metal ions will be plated only on the area above sub-plating bath 64. Then LMFC 22 turns off at time t_2. Similarly, LMFC 24 turns on at time t_3 and turns off at time t_4 to obtain extra plating at the wafer area above sub-plating bath 60. Turn off time of t_2 and t_4 can be fine tuned by measuring wafer thickness uniformity.

Figs. 40A-40B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 40A-40B is similar to that of Figs. 3A-3B except that all anodes are connected to single power supply 11. Since the electrolyte only touches the portion of wafer above an anode during the seed layer plating process, the plating current will only pass through the anode and go to that portion of the wafer. The plating process steps are similar to those of Figs. 3A-3B with power supply 11 replacing power supplies 12 and 13.

Figs. 41A-41B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 41A-41B is similar to that of Figs. 40A-40B except that the cylindrical walls can move up and down to adjust the flow pattern. As shown in Fig. 41B, cylindrical walls 105 and 107 are moved up, so that the electrolyte flows toward the portion of wafer above walls 105 and 107. The plating process steps for this embodiment are described as follows:

10A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 21 only and move cylindrical walls 101, 103 close to the wafer, so that electrolyte only touches the portion of the wafer above cylindrical walls 101 and 103.

Step 2: After the flow of electrolyte stabilized, turn on power supply 11. Positive metal ions will be plated onto the portion of wafer 31 above cylindrical walls 101 and 103.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 11 and LMFC 21, and move cylindrical walls 101 and 103 to a lower position.

Step 4: Repeat step 1 to 3 for cylindrical walls 105 and 107 (LMFC 22, cylindrical walls 105 and 107).

Step 5: Repeat step 4 for tube 109 (LMFC 23 and tube 109).

10B. Process steps for succeeding metal plating on the metal seed layer plated in process 10A.

Step 6: Turn on LMFC 21, 22, and 23, and move all cylindrical walls 101, 103, 105, 107 and tube 109 close to wafer 31. In principle, the flow rate of electrolyte from each LMFC is set as proportional to the wafer area covered by the corresponding LMFC.

Step 7: After all flows are stabilized, turn on power supplies 11.

Step 8: Move all cylindrical walls down to their lower position, and turn off all LMFCs at the same time, then turn off power supplies 11 when the film thickness reaches the predetermined set-value. Each pair of cylindrical walls can also be moved down at different times with power supply 11 on in order adjust thickness uniformity. For example, as shown in Fig. 41B, cylindrical walls 105 and 107 are being kept at the higher position with LMFC 22 on. The wafer area above cylindrical walls 105 and 107 will have extra plating film on that portion. The extra plating times and locations can be determined by analyzing the thickness uniformity of the plated film on the wafer.

3. Multiple Power Supplies and Single LMFC

Figs. 42A-42B is an embodiment of the apparatus with multiple power supplies and a single LMFC for plating a conductive film directly on a substrate with a barrier layer on top in accordance with the present invention. The embodiment of Figs. 42A-42B is similar to that of Fig. 16A-16B except that LMFCs 21, 22, 23 and 24 are replaced by a single LMFC 55.

11A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 55 and immerse the whole wafer in the electrolyte.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 11 to output positive potential to electrode 4, and turn on power supplies 12, 13, and 14 to output negative potential to electrodes 3, 2, and 1, respectively. Therefore, positive metal ions will be plated only onto the portion of wafer 31 above anode 4.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 11.

Step 4: Repeat steps 2 to 3 for anode 3 (turn on power supply 12 to output positive potential to anode 3, and power supplies 11, 13, and 14 to output negative potential to anodes 2 and 1).

Step 5: Repeat step 4 for anode 2 (turn on power supply 13 to output positive potential to anode 2, and power supply 14 to output negative potential to anode 1).

Step 6: Repeat step 4 for anode 1 (turn on power supply 14 to output positive potential to anode 1).

Fig. 43 shows the power supply turn on/off sequence for plating wafer areas 4 (above anode 4), 3, 2, and 1. The power supply output wave forms can be selected from a variety of wave forms, such as a modified sine-wave form, a unipolar pulse, a reverse pulse, a pulse-on-pulse or a duplex pulse, as shown in Fig. 44.

In the above seed layer plating process, instead of plating from the periphery of the wafer to the center of the wafer, the plating also can be performed from the center to the periphery, or can be performed with a randomly chosen anode sequence.

11B. Process steps for succeeding metal plating on the metal seed layer plated in process 11A

Step 7: Turn on LMFC 55.

Step 8: After all flows are stabilized, turn on power supplies 11, 12, 13 and 14. In principle, the current of each power supply is set as proportional to the wafer area covered by the corresponding anode.

Step 9: Turn off power supplies 11, 12,13 and 14 at the same time when plating current is used as thickness uniformity tuning variable. Alternatively, the power supplies can be turned off at different times for adjusting plating film thickness uniformity.

Fig. 45A-45B is another embodiment of an apparatus with multiple power supplies and a single LMFC for plating a conductive film directly on a substrate with a barrier layer on top in accordance with the present invention. The embodiment of Figs. 45A-45B is similar to that of Figs. 42A-42B except that the cylindrical walls can move up and down to adjust flow pattern. As shown in Fig. 45B, cylindrical walls 105 and 107 are moved up, so that the electrolyte flows toward the portion of the wafer above walls 105 and 107. The plating process steps with this embodiment are described as follows:

12A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 55 and move cylindrical walls 101, 103 close to the wafer, so that electrolyte only touches the portion of the wafer above cylindrical walls 101 and 103.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 11. Positive metal ions will be plated onto the portion of wafer 31 above cylindrical walls 101 and 103.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 11, and move cylindrical walls 101 and 103 to a lower position.

Step 4: Repeat step 1 to 3 for cylindrical walls 105 and 107 (cylindrical walls 105 and 107, and power supply 12).

Step 5: Repeat step 4 for tube 109 (tube 109, and power supply 13).

12B. Process steps for succeeding metal plating on the metal seed layer plated in process 12A.

Step 6: Turn on LMFC 55, and move all cylindrical walls 101, 103, 105, 107 and tube 109 close to wafer 31.

Step 7: After all flows are stabilized, turn on power supplies 11, 12, and 13. In principle, the current from each power supply is proportional to the wafer area covered by the corresponding anode or power supply.

Step 8: Turn off power supplies 11, 12,and 13 at the same time when plating current is used as the thickness uniformity tuning variable. Alternatively, the power supplies can be turned off at different times for adjusting plating film thickness uniformity.

Figs. 46A-46B is another embodiment of an apparatus with multiple power supplies and a single LMFC for plating a conductive film directly on a substrate with a barrier layer on top in accordance with the present invention. The embodiment of Figs. 46A-46B is similar to that of Figs. 42A-42B except that the height of the cylindrical wall is reduced along the outward radial direction as shown in Fig. 46B. The shape or flow pattern of the electrolyte can be adjusted by moving cylindrical wall 120 up or down. When the cylindrical wall is moved to the highest position, the whole wafer area will be touched by the electrolyte, whereas the center portion of the wafer will be touched by the electrolyte when the cylindrical wall 120 is moved to the lowest position. The plating process steps with this embodiment are described as follows:

13A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 55 and move cylindrical wall 120 to the highest position, so that the electrolyte touches the whole area of wafer 31.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 11 to output positive potential to anode 4, and turn on power supplies 12, 13 and 14 to output negative potential to anodes 3, 2, and 1, respectively. Therefore, positive metal ions will be plated only onto the peripheral portion of wafer 31 above anode 4.

Step 3: When the thickness of the conductive film on the peripheral portion of the wafer reaches the predetermined set-value or thickness, turn off power supply 11.

Step 4: Move cylindrical wall 120 to a lower position so that only the peripheral portion of the wafer plated by the metal thin film in step 3 is out of the electrolyte.

Step 5: Repeat steps 2 to 3 for anode 3 (turn on power supply 12 to output positive potential to anode 3, and turn on power supplies13 and 14 to output negative potential to anodes 2 and 1).

Step 6: Move cylindrical wall 120 to the next lower position so that only the peripheral portion of the wafer plated by the metal thin film in step 5 is out of the electrolyte.

Step 7: Repeat step 2 to 3 for anode 2 (turn on power supply 13 to output positive potential to anode 2, and turn on power supply 14 to output negative potential to anode 1).

Step 8: Move cylindrical wall 120 to the next lower position so that only the peripheral portion of the wafer plated by the metal thin film in step 7 is out of the electrolyte.

Step 9: Repeat step 2 to 3 for anode 1 (turn on power supply 14 to output positive potential to anode 1).

13B. Process steps for succeeding metal plating on the metal seed layer plated in process 13A.

Step 10: Turn on LMFC 55, and move cylindrical wall 120 to the highest position, so that whole area of wafer 31 is touched by the electrolyte.

Step 11: After flow is stabilized, turn on power supplies 11, 12, 13, and 14. In principle, the current from each power supply is proportional to the wafer area covered by the corresponding anode or power supply.

Step 12: Turn off power supplies 11, 12, 13, and 14 at the same time when plating current is used as thickness uniformity tuning variable. Alternatively, each power supply can be turned off at a different time for adjusting the film thickness uniformity.

Figs. 47A-47B is another embodiment of an apparatus with multiple power supplies and a single LMFC for plating a conductive film directly on a substrate with a barrier layer on top in accordance with the present invention. The embodiment of Figs. 47A-47B is similar to that of Figs. 46A-46B except that the position of cylindrical wall 120 is fixed and the level of the electrolyte is changed by adjusting the flow rate of the electrolyte. When the flow rate of the electrolyte is large, the electrolyte level is high, so that the whole wafer area is touched by the electrolyte. When the flow rate is small, the electrolyte level is low, so that the peripheral portion of wafer 31 is out of the electrolyte as shown in Fig. 47B. The plating process steps with this embodiment are described as follows:

14A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 55 and to set a flow rate sufficiently large that the electrolyte touches the whole area of wafer 31.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 11 to output positive potential to anode 4, and turn on power supplies 12, 13 and 14 to output negative potential to anodes 3, 2, and 1, respectively. Therefore, positive metal ion will be plated only onto the peripheral portion of wafer 31 above anode 4.

Step 3: When the thickness of the conductive film on the peripheral portion of the wafer reaches the set-value or thickness, turn off power supply 11.

Step 4: Reduce the flow rate of the electrolyte to such a value that only the peripheral portion of the wafer plated by the metal thin film in step 3 is out of the electrolyte.

Step 5: Repeat steps 2 to 3 for anode 3 (turn on power supply 12 to output positive potential to anode 3, and turn on power supplies 13 and 14 to output negative potential to anodes 2 and 1).

Step 6: Reduce the flow rate of the electrolyte so that only the peripheral portion of the wafer plated by the metal thin film in step 5 is out of the electrolyte.

Step 7: Repeat steps 2 to 3 for anode 2 (turn on power supply 13 to output positive potential to anode 2, and turn power supply 14 to output negative potential to anode 1).

Step 8: Reduce the flow rate of the electrolyte so that only the peripheral portion of the wafer plated by the metal thin film in step 7 is out of the electrolyte.

Step 9: Repeat steps 2 to 3 for anode 1 (turn on power supply 14 to output positive potential to anode 1).

14B. Process steps for succeeding metal plating on the metal seed layer plated in process 14A.

Step 10: Increase the flow rate of the electrolyte so that the whole area of wafer 31 is touched by the electrolyte.

Step 11: After flow is stabilized, turn on power supplies 11, 12, 13, and 14. In principle, the current from each power supply is proportional to the wafer area covered by the corresponding anode or power supply.

Step 12: Turn off power supplies 11, 12, 13, and 14 at the same time when plating current is used as the thickness uniformity tuning variable. Alternatively, each power supply can be turned off at a different time for adjusting the film thickness uniformity.

Figs. 48A-48B is another embodiment of an apparatus with multiple power supplies and a single LMFC for plating a conductive film directly on a substrate with a barrier layer on top in accordance with the present invention. The embodiment of Figs. 48A-48B is similar to that of Figs. 47A-47B except that the level of electrolyte is fixed and the wafer 31 itself can be moved up and down to adjust the size of the wafer area contacted by the electrolyte. When wafer 31 is moved to the lowest position, the whole wafer area is touched by the electrolyte. When the wafer is moved to the highest position, only the center area of wafer 31 is contacted by the electrolyte as shown in Fig. 48B. The plating process steps with this embodiment are described as follows:

15A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 55, and move wafer 31 to such a position that the electrolyte contacts the whole area of wafer 31.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 11 to output positive potential to anode 4, and turn on power supplies 12, 13 and 14 to output negative potential to anodes 3, 2, and 1, respectively. Therefore, positive metal ions will be plated only onto the peripheral portion of wafer 31 above anode 4.

Step 3: When the thickness of the conductive film on the peripheral portion of the wafer reaches the predetermined set-value or thickness, turn off power supply 11.

Step 4: Move wafer 31 up to a position such that only the peripheral portion of the wafer plated by the metal thin film in step 3 is out of contact with the electrolyte.

Step 5: Repeat step 2 to 3 for anode 3 (turn on power supply 12 to output positive potential to anode 3, and turn power supplies 13 and 14 to output negative potential to anodes 2 and 1).

Step 6: Move wafer 31 up to a position such that only the peripheral portion of the wafer plated by the metal thin film in step 5 is out of contact with the electrolyte.

Step 7: Repeat step 2 to 3 for anode 2 (turn on power supply 13 to output positive potential to anode 2, and turn on power supply 14 to output negative potential to anode 1).

Step 8: Move wafer 31 up to a position such that only the peripheral portion of the wafer plated by the metal thin film in step 7 is out of contact with the electrolyte.

Step 9: Repeat step 2 to 3 for anode 1 (turn on power supply 14 to output positive potential to anode 1).

15B. Process steps for succeeding metal plating on the metal seed layer plated in process 15A.

Step 10: Move wafer 31 down to a position such that the whole area of wafer 31 is contacted by the electrolyte.

Step 11: After flow is stabilized, turn on power supplies 11, 12, 13, and 14. In principle, the current from each power supply is proportional to the wafer area covered by the corresponding anode or power supply.

Step 12: Turn off power supplies 11, 12, 13, and 14 at the same time when plating current is used as thickness uniformity tuning variable. Alternatively, each power supply can be turned off at a different time for adjusting the film thickness uniformity.

4. Single Power Supply and Single LMFC

Figs. 49A-49B is another embodiment of an apparatus with a single power supply and a single LMFC for plating a conductive film directly on a substrate with a barrier layer on top in accordance with the present invention. The embodiment of Figs. 49A-49B is similar to that of Fig. 45A-45B except that the number of power supplies is reduced to one, and all the anodes are connected to single power supply 11. Similarly,

the cylindrical walls can move up and down to adjust the flow pattern. As shown in Fig. 49B, cylindrical walls 105 and 107 are moved up, so that the electrolyte flows toward the portion of wafer above walls 105 and 107. The plating process steps with this embodiment are described as follows:

16A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 55 and move cylindrical walls 101, 103 close to wafer, so that the electrolyte only contacts the portion of the wafer above cylindrical walls 101 and 103.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 11. Positive metal ions will be plated onto the portion of wafer 31 above cylindrical walls 101 and 103.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 11, and move cylindrical walls 101 and 103 to a lower position.

Step 4: Repeat step 1 to 3 for cylindrical walls 105 and 107 (move cylindrical walls 105 and 107 up close to wafer 31, and turn on power supply 11).

Step 5: Repeat step 4 for tube 109 (move tube 109 up to close to wafer 31, and turn on power supply 11).

16B. Process steps for succeeding metal plating on the metal seed layer plated in process 16A.

Step 6: Turn on LMFC 55, and move all cylindrical walls 101, 103, 105, 107 and tube 109 up to close to wafer 31.

Step 7: After all flows are stabilized, turn on power supply 11.

Step 8: Move all cylindrical walls down to lower position at the same time, then turn off power supply 11 when the film thickness reaches the predetermined set-value. Each pair of cylindrical walls can also be moved down at different times with power supply 11 on in order adjust the thickness uniformity. For example, as shown in Fig. 49B, cylindrical walls 105 and 107 are kept at the higher position with power supply 11 on. The wafer area above cylindrical walls 105 and 107 will have extra plating film on that portion. The extra plating time length and location can be determined by analyzing the thickness uniformity of the film on the wafer through later film characterization.

5. Other Possible Combinations

A flow rate adjuster, such as the diffuser of the Figure 17 embodiment may be inserted into all embodiments that use a single LMFC. Multiple stage filters, such as two filters connected in series, the first one a rough filter for filtering particles larger than 1 μm, the second one a fine filter for filtering particles larger than 0.1 μm, may be employed. Also, instead of rotating the wafer, the plating bath can be rotated during plating in order to obtain good film uniformity within the wafer. In this case, a slip ring for conducting plating current, which is also configured to transport the electrolyte, should be used. Alternatively, a separate structure for transporting the electrolyte could be used.

An situ thickness uniformity monitor can be added to the plating baths in accordance with the present invention as shown in Fig. 50. One thickness detector 500 is set under each sub-plating bath or channel at the different radii. After detecting thickness signals, detector 500 transmits the signals to computer 502. Computer 502 processes the signals and outputs the thickness uniformity. Also the wafer rotation position can be input to computer 500 to locate the position along the peripheral direction. In this case, the bottom of the plating bath is made of transparent material or has a window for a laser beam to pass through.

Fig. 51 is another embodiment of an apparatus with a thickness uniformity monitor. This embodiment is similar to the embodiment of Fig. 50 except that optical fiber 504 is used. A laser beam from detector 500 passes through the optical fiber 504 to the wafer. The laser beam reflected from the wafer also passes through optical fiber 504 and returns to detector 500. The advantage of this embodiment is that the bottom of plating bath does not need to be made of transparent material.

A variety of metals can be plated by using the apparatus and methods of the invention. For example, Copper, Nickel, Chromium, Zinc, Cadmium, Silver, Gold, Rhodium, Palladium, Platinum, Tin, Lead, Iron and Indium can all be plated with the invention.

In the case of plating copper, three type of electrolytes are used, Cyanide, acid, and Pyrophosphate complex electrolytes. The basic composition of Cyanide copper electrolyte is: Copper cyanide; Sodium cyanide, Sodium carbonate, Sodium hydroxide, and Rochelle salt. The basic composition of acid copper electrolyte is: Copper sulfate, Sulfuric acid, Copper fluoborate, Fluoboric acid, and Boric acid. The basic composition

of pyrophosphate copper electrolyte is: Copper pyrophosphate, Potassium pyrophosphate, Ammonium nitrate, and Ammonia. Considering the process integration, acid copper electrolyte is preferred for plating copper on a semiconductor wafer.

In the case of plating silver, a cyanide electrolyte is used. The basic composition of cyanide electrolyte is: Silver cyanide, Potassium cyanide, Potassium carbonate, Potassium hydroxide, and Potassium nitrate.

In the case of plating gold, a cyanide electrolyte is used. The basic composition of cyanide electrolyte is: Potassium gold cyanide, Potassium cyanide, Potassium carbonate, Dipotassium monohydrogen phosphate, Potassium hydroxide, Monopotassium dihydrogen phosphate, and Potassium nitrate.

Additives can used to enhance film quality in terms of smooth surface, small grain size, reducing the tendency to tree, small film stress, low resistively, good adhesion, and better gap filling capability. In the case of acid copper plating, the following materials may be used as additives: glue, dextrose, phenolsulfonic acid, molasses, and thiourea. Additives for cyanide copper plating, include compounds having active sulfur groups and/or containing metalloids such as selenium or tellurium; organic amines or their reaction products with active sulfur containing compounds; inorganic compounds containing such metals as selenium, tellurium, lead, thallium, antimony, arsenic; and organic nitrogen and sulfur heterocyclic compounds.

5. System Architecture Design (stacked structure)

Figures 52A-52C are schematic views of an embodiment of a plating system for plating a conductive film on semiconductor wafer in accordance with the present invention. It is a stand alone, fully computer controlled system with automatic wafer transfer and a cleaning module with wafer dry-in and dry-out capability. It consists of five stacked plating baths 300, 302, 304, 306, 308, five stacked cleaning/dry chambers 310, 312, 314, 316, 318, robot 322, wafer cassette 321, 322, electrolyte tank 36 and plumbing box 330. As described above, plating bath 300 consists of anodes, cylindrical walls or tube, wafer chuck and a driver to rotate or oscillate wafers during the plating process. Electrolyte tank 36 includes a temperature control. Plumbing box 330 consists of a pump, LMFCs, valves, a filter, and plumbing connections. The plating system further includes computer control hardware, a power supply and an operating system control software package. Robot 322 has a large z-travel. A telescopic type (stacked)

robot with global positioning capability made by Genmark Automation, Inc. is preferred. The operation process sequence for this embodiment is described as follows:

Single wafer plating operation sequence

Step A: Load wafer cassette 320, 321 into the plating tool manually or with a robot.

Step B: Select recipe and begin a process run.

Step C: The control software initializes the system including checking all system parameters within the recipe specification, and determining that there are no system alarms.

Step D: After completing the initialization, robot 322 picks up a wafer from cassette 320 or 321 and sends it to one of the plating baths (300, or 302, or 304, or 306, or 308).

Step E: Plating metal film on the wafer.

Step F: After finishing plating, robot 322 pick up the plated wafer from the plating bath, and transports it to one of the cleaning/drying chambers (310, or 312, or 314, or 316, or 318).

Step G: Cleaning the plated wafer.

Step H: Drying the plated wafer through spin-dry and/or N_2 purge.

Step I: Robot 322 picks up the dried wafer and transport it to cassette 320 or 321.

Fig. 53 shows the process sequence for plating multiple wafers simultaneously. The process sequence for plating multiple wafers is similar to that for plating a single wafer except that the computer checks if there is any unprocessed wafer remaining in cassette 320 or 321 after process step I. If there is no unprocessed wafer remaining in cassette 320 or 321, then the system loops back to step A, i.e. loading new cassettes or exchange cassettes. If there is still an unprocessed wafer remaining in cassette 320 and/or 321, then system will loop back to step D, i.e. robot 322 picks the unprocessed wafer from cassette and transports it to one of the plating baths.

Process step E may include two process steps, a first to plate a seed layer directly on the barrier layer and a second to plate a metal film on the plated seed layer.

Instead of carrying out seed layer plating and the metal plating on the seed layer in one bath, the two process steps can be performed at different baths. The advantages of doing two process steps in different baths is to give better process control or a wider process window, since the electrolyte for seed layer plating may be different from that

for succeeding plating on the seed layer. Here, different electrolyte means different acid type, different concentration of acid, different additives, different concentration of additives or different process temperature. Also, the plating hardware may be different, considering seed layer plating needs, such as high density nuclear sites, smooth morphology, becoming a continuous film at very early stage (< a few hundred Å), and need for a conformal layer. The succeeding plating on the seed layer needs a high plating rate, single crystal structure, particular grain orientation, and gap filling without voids.

Instead of cleaning wafers in one chamber, the cleaning process can be performed in different chambers. The cleaning process may consists of several steps, with each step using different solutions or a different concentration of solution, or using different hardware. Instead of mounting robot 322 on the bottom of frame 301, robot 322 can be hung upside down onto the top of frame 301.

Instead of arranging five plating baths and five cleaning/drying chambers, the number of plating bath and number of cleaning/drying can be varied from 1 to 10 as shown in the following table.

Type	1	2	3						8	9
No. of plating bath	1	2	3						8	9
No. of cleaning/drying chamber	9	8	7						2	1

The preferred range is shaded in the above table.

Figs. 54A-54C are schematic views of another embodiment of a plating system for plating a conductive film on a semiconductor wafer in accordance with the present invention. The Figs. 54A-54C embodiment is similar to the embodiment of Figs. 52A-52C except that the cassette 320 is moved up and down by a robot 323. The position of cassette 320 is moved up and down to match the position of the robot, so that robot 322 does not need move in the Z direction when picking up an unprocessed wafer from cassette 320 or putting a plated dry wafer back into cassette 320. This increases the transporting speed of robot.

Fig. 55 is a schematic view of another embodiment of a plating system for plating a conductive film on a semiconductor wafer in accordance with the present invention. Fig. 55 is similar to the embodiment of Figs. 52A-52C except that robot 322

itself can move in the X direction. In this way, the robot may not need the function of rotating around the Z axis.

Fig. 56 is a schematic view of another embodiment of a plating system for plating a conductive film on a semiconductor wafer in accordance with the present invention. The system of Fig. 56 is similar to the embodiment of Figs. 52A-52C except that the plating baths and cleaning/drying chambers are put in one column. Compared with the embodiment of Fig. 52, the foot print of the system is reduced; however, the wafer throughput is lowered.

Figs. 57A-57C are schematic views of another embodiment of a plating system for plating a conductive film on a semiconductor wafer in accordance with the present invention. It consists of three columns of plating baths and cleaning/drying chambers, a linearly movable robot 322, a display screen 340, two stacked cassettes, a plumbing box 330, and an electrolyte tank 36. Plating process steps are similar to those described for the embodiment of Figs. 52A-52C.

Figs. 58A-58C are schematic views of a further embodiment of the apparatus for plating a conductive film directly on substrate with barrier layer or thin seed layer on top in accordance with the present invention. The plating bath includes anode rod 1 placed in tube 109, and anode rings 2, and 3 placed between cylindrical walls 107 and 105, 103 and 101, respectively. Anode 1, 2, and 3 are powered by power supplies 13, 12, and 11, respectively. The charge delivered by each of the power supplies in the plating process is monitored by charge meters 11A, 12A, and 13A, respectively. Electrolyte 34 is pumped by pump 33 to pass filter 32 and reach inlets of liquid mass flow controller (LMFCs) 21, 22, and 23. Then LMFCs 21, 23 and 23 deliver electrolyte at a set flow rate to sub-plating baths containing anodes 3, 2 and 1, respectively. After flowing through a gap between wafer 31 and top of cylindrical walls, electrolyte is fed back to tank 36 through spaces between cylindrical wall 100 and 101, 103 and 105, and 107 and 109, respectively. A pressure leak valve 38 is placed between outlet of pump and electrolyte tank 36 to leak electrolyte back to tank 36 when LMFCs 21, 22, 23 are closed. Bath temperature is controlled by heater 42, temperature sensor 40, and heater controller 44. A Wafer 31 chucked by wafer chuck 29 is connected to power supplies 11, 12 and 13. A mechanism 30 is used to rotate wafer 31 around z-axis at speed $\omega z1$, and oscillate wafer 31 in the x, y, and z direction. LMFC is an anti-acid or anti corrosion, and contamination free type mass flow controller. Filter 32 should filter particles larger than 0.05 or 0.1 μm

in order to obtain a low particle added plating process. Pump 33 should be anti-acid or anticorrosion, and contamination free pump. Cylindrical walls 100, 1001, 103, 105, 107 and 109 are made of electrically insulating materials. The materials are also anti-acid or anti-corrosion, and non-acid dissolving, metal free materials, such as Teflon, CPVC, PVDF, or Polypropylene.

16. Process steps for plating a conductive film directly on barrier layer or an ultra-thin seed layer.

Step1: Turn on power supply 11,

Step 2: Turn on LMFC 21 only, so that electrolyte only touches portion of wafer above anode 3. Positive metal ion will be plated onto the area portion of wafer 31 above anode 3.

Step 3: When the thickness of conductive film reaches the set-value or thickness, go to step 4 with power supply 11 and LMFC 21 on.

Step 4: Repeat steps 1 to 3 for anode 2 (LMFC 22, and power supply 12), go to step 5 with power supplies 11, 12, and LMFCs 21 22 on.

Step 5: Repeat step 4 for anode 1 (LMFC 23 and power supply 13). When film thickness on whole wafer reaches set-value, turn off all power supplies and LMFCs at the same time.

During the above plating process, power supplies can be operated at DC mode, or pulse mode, or DC pulse mixed mode. Fig. 59 shows each power supply on/off sequence during seed layer plating. After completion of step 3, the output voltage of power supply 11 can be reduced to a level such that no plating or deplating happens on the portion of wafer above anode 3. Also after completion of step 3, and 4, the output voltage of power supplies 11, 12 can be reduced to a level such that total charges delivered to anode 3, 2, and 1 during time T3, T2, and T1 meets the following requirement:

Q3 / (area above anode 3) =

Q2 / (area above anode 2) =

Q1 / (area above anode1) = pre-set value

Where Q3 is total charge delivered to anode 3 during whole plating process, Q2 total charge delivered to anode 2, and Q1 total charge delivered to anode 1 during the whole plating process.

Charge monitors 11A, 12 A, and 13A are used as in-situ thickness monitor. For instance charge variations caused by fluctuation of any power supply can be feed back to a computer. The computer can correct the variation either by adjusting current delivered by the same power supply or adjusting the plating time.

An advantage of above process is that no deplating happens during whole plating process. Such deplating would cause additional thickness variation, and might cause corrosion to the plated film.

Figs. 60A-60B show another embodiment of apparatus for plating conductive film in accordance with the present invention. The embodiment of Figs. 60A-60B is similar to that of Figs. 58A-58B except that output of each channel is adapted by multi-small nozzles 800. Those nozzles will enhance the film uniformity.

Fig. 61 shows another embodiment of apparatus for plating conductive film in accordance with the present invention. Plating bath 88 is rotated by a mechanism means (not shown) to form a parabolic surface of electrolyte. Anode 804 is set inside of bath 88 and connected to power supply 806. Wafer chuck 29 is driven in x, y, and z movement, and is rotated around the z-axis.

17. Process steps for plating conductive film directly on barrier layer or ultra-thin seed layer.

Step1: Deliver electrolyte to bath 800;

Step2: Rotate bath 800 around z-axis at a speed of ωz2 to form a parabolic surface on top of electrolyte;

Step 3: Turn on power supply 806;

Step 4: Move the chuck down at a certain speed until the whole wafer surface is touched by electrolyte. The rotation angle or tilting angle is in the range of 0 to 180 degrees. The speed of the chuck moving down determines initial film thickness distribution. This initial thickness distribution affects potential across the wafer during the succeeding plating.

Step 5, when the film reaches the pre-set value, turn off electrolyte pump, power supply, and driving means to drive bath 800.

During the above process, the chuck can be rotated around the z-axis to further enhance film uniformity. The rotation direction of the chuck is preferred to be opposite to that of bath 80.

Figs. 62 and 63 show another two embodiments of apparatus for plating conductive film in accordance with the present invention. The embodiments of Figs. 62 and 63 are similar to that of Fig. 61 except that single anode is replaced by multi-anodes. The height of insulating walls located at edge is higher than those located at center of bath. The advantages of these two embodiments provide additional variables to control film uniformity across wafer.

Figs. 64 and Fig. 65 show another two embodiments of apparatus for plating conductive film in accordance with the present invention. The embodiments of Figs. 64 and 65 are similar to these of Figs. 62 and 63 except that the height of insulating walls located from the center to the edge of the bath are the same.

Fig. 66 shows another embodiment of apparatus for plating conductive film in accordance with the present invention. The embodiment of Fig. 66 is similar to that of Fig. 61 except that chuck 29 can be rotated around the y axis or the x-axis so that only peripheral part of wafer is contacted by electrolyte. The rotation angle or tilting angle is in the range of 0 to 180 degrees.

18. Process steps for plating conductive film directly on barrier layer or ultra-thin seed layer.

Step1: Deliver electrolyte to bath 800,

Step2: Rotate chuck 29 around y-axis at an angle θy,

Step 3: Rotate chuck 29 around z-axis at a speed of $\omega z1$,

Step 4: Turn on power supply 806;

Step 5: Move chuck 29 down (z-axis) at a certain speed until the whole wafer surface is contacted by electrolyte. The speed of chuck moving down determines initial film thickness distribution. This initial thickness distribution affects potential across the wafer during the succeeding plating.

Step 6: When the film reaches the pre-set value, turn off electrolyte pump, power supply, and driving means to drive chuck 29.

During process step5, after wafer is fully contacted by electrolyte, the wafer chuck can be rotated around the y-axis to make it horizontal. This will enhance the film uniformity.

Fig. 67 and Fig. 68 show another two embodiments of apparatus for plating conductive film in accordance with the present invention. The embodiments of Fig. 67 and Fig. 68 are similar to that of Fig. 66 except that a single anode is replaced by multi-anodes. The advantage of these two embodiments is that they provide additional variables to control film uniformity across wafer.

Fig. 69 shows another embodiment of apparatus for plating conductive film in accordance with the present invention. The embodiment of Fig. 69 is a combination of those of Fig. 61 and Fig. 66. The advantage of this embodiment is to provide additional variable to control position of a wafer relative to the surface of the electrolyte.

19. Process steps for plating conductive film directly on barrier layer or ultra-thin seed layer.

Step1: Deliver electrolyte to bath 800,

Step2: Rotate chuck 29 around the y-axis at an angle θy,

Step 3: Rotate chuck 29 around the z-axis at a speed of $\omega z1$,

Step 4: Rotate bath 800 around the z-axis at a speed of $\omega z2$ to form a parabolic surface on top of the electrolyte;

Step 5: Turn on power supply 806;

Step 6: Move chuck 29 down (z-axis) at a certain speed until the whole wafer surface is contacted by electrolyte. The speed of the chuck moving down determines initial film thickness distribution. This initial thickness distribution affects potential across the wafer during the succeeding plating.

Step 7: When film reached the pre-set value, turn off electrolyte pump, power supply, and driving means to drive bath 800 and chuck 29.

During process step 6, after wafer is fully touched by electrolyte, the wafer chuck 29 can be rotated around y-axis to make it horizontal. This will enhance the film uniformity.

Figs. 70 and 71 show another two embodiments of apparatus for plating conductive film in accordance with the present invention. The embodiments of Figs. 70 and 71 are similar to that of Fig. 69 except that the single anode is replaced by multiple

anodes. The advantage of these two embodiments is that they provide additional variables to control film uniformity across the wafer.

It should further be apparent to those skilled in the art that various changes in form and details of the invention as shown and described may be made. It is intended that such changes be included within the spirit and scope of the claims appended hereto.

WHAT IS CLAIMED IS:

1. A method for plating a film to a desired thickness on a surface of a substrate, comprising:

plating the film to the desired thickness on a first portion of the substrate surface; and

plating the film to the desired thickness on at least a second portion of the substrate surface to give a continuous film at the desired thickness on the substrate.

2. The method of claim 1 in which the desired thickness is for a continuous seed layer of the film on the substrate.

3. The method of claim 2, further comprising the step of:

plating an additional thickness on the continuous seed layer to give a continuous film of a second uniform thickness greater than the desired thickness of the seed layer on the substrate.

4. The method of claim 3 in which the film is plated on the first portion of the substrate by flowing an electrolyte on the first portion of the substrate surface and applying a plating current to plate the film on the first portion of the substrate until the film reaches the desired thickness; repeating the electrolyte flowing and plating current flowing steps for at least the second portion of the substrate to plate the film on the second portion to the desired thickness; and flowing electrolyte to the first portion and at least the second portion of the substrate and applying plating current to at least the second portion until the second uniform thickness is obtained.

5. The method of claim 4 in which the film is plated on the first and second portions of the substrate by independently providing plating current to plating electrodes for the first and second portions.

6. The method of claim 5 in which the electrolyte is indepently flowed to the first and second portions of the substrate.

7. The method of claim 1 in which the film is plated on the first and the second portion of the substrate by flowing electrolyte on the first and the second portion of the

substrate at the same time, and applying plating current to plating electrodes for the first and second portions separately.

8. The method of claim 7 additionally comprising the step of providing a sufficient current to the first portion of the substrate to prevent deplating after the film reaches the desired thickness on the first portion of the substrate while applying the plating current to the second portion of the substrate.

9. The method of claim 7 additionally comprising the step of providing a sufficient plating voltage to the second portion of the substrate to prevent deplating while applying the plating current to the first portion of the substrate.

10. The method of claim 7 additionally comprising the step of moving the first portion of the substrate out of the electrolyte after the film reaches the desired thickness on the first portion of the substrate while applying the plating current to the second portion of substrate.

11. The method of claim 1 in which the film is plated on the first and the second portion of the substrate by flowing electrolyte on the first portion of the substrate while plating the film on the first portion of the substrate, and by flowing electrolyte to the first and second portion of the substrate at the same time while plating the film on the second portion of the substrate.

12. The method of claim 11 additionally comprising the step of providing a sufficient plating voltage to the first portion of the substrate to prevent deplating after the film reaches the desired thickness on the first portion of the substrate while applying the plating current to the second portion of substrate.

13. The method of claim 1 in which the film is plated on the first and the second portion of the substrate by only flowing electrolyte on the first portion of the substrate through moving a movable jet anode close to the first portion of substrate; and by only flowing electrolyte on the second portion of the substrate through moving a movable jet anode close to the second portion of the substrate.

14. The method of claim 1 additionally comprising the step of immersing the substrate surface into electrolyte, and the film is plated in the first and the second portion of the substrate by separately moving a movable jet anode close to the first portion of substrate and moving a movable jet anode close to the second portion of the substrate.

15. The method of claim 1 in which the film continues to be plated on the first portion of the substrate while the film is plated on the second portion of the substrate.

16. The method of claim 15 in which the film is plated on the first and the second portion of the substrate by flowing electrolyte on the first portion of the substrate while plating the film on the first portion of the substrate, and by flowing electrolyte to the first and second portions of the substrate at the same time while plating the film on the first and the second portion of the substrate simultaneously.

17. The method of claim 16 in which the film is plated on the first and second portions of the substrate to the desired thickness to give a continuous seed layer, further comprîng the step of:
plating an additional thickness on the continuous seed layer to give a continuous film of a second uniform thickness greater than the desired thickness of the seed layer on the substrate.

18. The method of claim 1 in which the film is plated on the first and the second portion of the substrate by flowing electrolyte only on the first portion of the substrate while plating the film on the first portion of the substrate, and by flowing electrolyte to the first and second portion of the substrate at the same time while plating the film on the second portion of the substrate.

19. The method of claim 18 additionally comprising the step of providing a sufficient plating voltage to the first portion of the substrate to prevent deplating after the film reaches the desired thickness on the first portion of the substrate while applying the plating current to the second portion of substrate.

20. The method of claim 19 in which the film is plated on the first and second portions of the substrate to the desired thickness to give a continuous seed layer, further comprising the step of:

plating an additional thickness on the continuous seed layer to give a continuous film of a second uniform thickness grater than the desired thickness of the seed layer on the substrate.

21. The method of claim 1 in which the second portion of substrate is adjacent to the first portion of substrate.

22. The method of claim 1 in which the substrate is a semiconductor wafer.

23. The method of claim 22 in which the semiconductor wafer is a silicon wafer.

24. The method of claim 23 in which the silicon wafer includes a barrier layer on its top.

25. The method of claim 24 in which the barrier layer is titanium, titanium nitride, tantalum or tantalum nitride.

26. The method of claim 24 in which the semiconductor wafer further includes a seed layer on top of the barrier layer.

27. The method of claim 26 in which the seed layer is thicker proximate to a peripheral area and thinner on an inner area of the semiconductor wafer.

28. The method of claim 22 in which the film comprises interconnects in integrated circuits on the semiconductor wafer.

29. The method of claim 28 in which the interconnects are in a damascene structure.

30. An apparatus for plating a film on a substrate, comprising:

a substrate holder for positioning the substrate for contact with a plating electrolyte;

at least one anode for supplying plating current to the substrate;

at least two flow controllers connected to supply electrolyte contacting the substrate;

a control system coupled to said at least one anode and said at least two flow controllers to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

31. The apparatus of claim 30 in which said at least one anode comprises at least two anodes separated by an insulating wall enclosing each of the at least two anodes.

32. The apparatus of claim 31 in which the insulating wall of each anode is of the same height.

33. The apparatus of claim 31 in which the insulating wall of each anode is of a different height.

34. The apparatus of claim 31 in which the insulating wall of each anode proximate to a center of the substrate are higher than the insulating wall of each anode proximate to an edge of said substrate.

35. The apparatus of claim 31 in which the insulating wall of each anode proximate to a center of the substrate are lower than the insulating wall of each anode proximate to an edge of said substrate.

36. The apparatus of claim 31 in which the at least two flow controllers are separate valves for selectively supplying plating electrolyte to the portions of the substrate adjacent each of the at least two anodes, the apparatus additionally comprising at least one pump coupled to the separate valves.

37. The apparatus of claim 36 in which the at least one pump comprises two pumps.

38. The apparatus of claim 36 additionally comprising a pressure leak valve coupled to an outlet of the at least one pump.

39. The apparatus of claim 36 in which the valves are liquid mass flow control valves.

40. The apparatus of claim 31 in which the at least one control system is configured to selectively supply plating current to said at least two anodes.

41. The apparatus of claim 31 additionally comprising a plurality of electrolyte flow channels configured to supply the electrolyte to the successive portions of the substrate.

42. The apparatus of claim 41 in which each of said plurality of electrolyte flow channels has an inlet and a plurality of nozzles facing said substrate holder.

43. The apparatus of claim 41 in which two adjacent electrolyte flow channels comprises at least one electrolyte return path between the two adjacent electrolyte flow channels.

44. The apparatus of claim 30 in which said substrate holder is movable up and down for adjusting a gap between said substrate and said anode.

45. The apparatus of claim 30 in which said substrate holder is oscillatable in a horizontal direction during plating.

46. The apparatus of claim 30 in which said substrate holder is rotatable around an axis vertical to substrate during the plating process.

47. The apparatus of claim 30 further comprising a temperature control device to maintain said electrolyte at a constant temperature during the plating process.

48. The apparatus of claim 30 further comprising a tank and a filter coupled to said at least two flow controllers for circulating electrolyte during the plating process.

49. The apparatus of claim 30 in which said control system comprises at least two DC power supplies operable in constant current mode.

50. The apparatus of claim 30 in which said control system comprises at least two DC power supplies operable in constant voltage mode.

51. The apparatus of claim 50 in which the at least two DC power supplies operable in both a constant voltage mode and a constant current mode.

52. The apparatus of claim 30 in which said control system comprises at least two pulse power supplies.

53. The apparatus of claim 52 in which the at least two pulse power supplies are operable in a bipolar pulse, modified sine-wave, unipolar pulse, pulse reverse, pulse-on-pulse or duplex pulse mode.

54. The apparatus of claim 52 in which said at least two pulse power supplies is operable in a phase shift mode.

55. The apparatus of claim 30 in which said control system comprises at least one charge monitor to measure thickness of film being plated.

56. The apparatus of claim 55 in which said control system includes software to control thickness uniformity of film being plated on the substrate based on thickness input from the at least one charge monitor.

57. The apparatus of claim 30 in which said at least one anode has a circular, elliptical or polygonal shape.

58. The apparatus of claim 57 in which the polygonal shape is a triangle, square, rectangle or pentagon.

59. The apparatus of claim 57 in which said anode comprises at least two sub-anodes positioned to form the circular, elliptical or polygonal shape.

60. The apparatus of claim 59 in which the sub-anodes are electrically isolated from each other.

61. The apparatus of claim 30 in which said control system further includes a logic table to check continuity of the film after successive plating of the film on the portions of the substrate.

62. The apparatus of claim 30 additionally comprising a plurality of electrolyte flow channels and in which said at least two flow controllers each comprise a valve and an outlet from one of said plurality of electrolyte flow channels.

63. The apparatus of claim 62 in which each valve and outlet is radially positioned relative to a center of the substrate.

64. The apparatus of claim 62 in which said plurality of flow controllers each further comprises a liquid mass flow controller and a pump, and said control system is configured to turn off the valve of one of the flow controllers while plating film on the portion of said substrate above the outlet of the flow channel controlled by the one of the flow controllers.

65. The apparatus of claim 62 in which said at least one anode is a single electrode.

66. The apparatus of claim 62 in which said at least one anode comprises at least two electrically connected electrodes connected electrically, each of the electrodes being in a different one of the plurality of electrolyte flow channels.

67. An apparatus for plating a film on a substrate, comprising:

a substrate holder for positioning the substrate for contact with a plating electrolyte;

at least two anodes for supplying plating current to the substrate;

at least one flow controller for controlling electrolyte contacting the substrate;

at least one control system coupled to said at least one anode and said at least one flow controller to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

68. The apparatus of claim 67 in which said at least two anodes are separated by an insulating wall enclosing each of the at least two anodes.

69. The apparatus of claim 67 in which the at least one control system is configured to selectively supply plating current to said at least two anodes.

70. The apparatus of claim 67 additionally comprising a plurality of electrolyte flow channels configured to supply the electrolyte to the successive portions of the substrate.

71. The apparatus of claim 70 in which each of said plurality of electrolyte flow channels has a plurality of nozzles facing said substrate holder.

72. The apparatus of claim 67 in which the at least one flow controller is at least one mass flow controller.

73. An apparatus for plating a film on a substrate, comprising:

a substrate holder for positioning the substrate for contact with a plating electrolyte;

at least one anode for supplying plating current to the substrate;

at least one flow controller for controlling electrolyte contacting the substrate said at least one flow controller comprising at least three cylindrical walls, a first of the cylindrical walls positioned under a center portion of the substrate extending upward closer to the substrate than a second one of the cylindrical walls positioned under a second portion of the substrate peripheral to the center portion;

a drive mechanism coupled to said substrate holder to drive said substrate holder up and down to control one or more portions of the substrate contacting the electrolyte;

at least one control system coupled to said at least one anode and said at least one flow controller to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

74. An apparatus for plating a film on a substrate, comprising:

a substrate holder for positioning the substrate for contact with a plating electrolyte;

at least one anode for supplying plating current to the substrate;

a flow controller for controlling electrolyte contacting the substrate, said at least one flow controller comprising at least three cylindrical walls movable upward toward the substrate and downward away from the substrate, to adjust a gap between the substrate and each of the cylindrical walls to control one or more portions of the substrate contacting the electrolyte;

at least one control system coupled to said at least one anode and said flow controller to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

75. The apparatus of claim 74 in which said at least one anode comprises at least two anodes.

76. The apparatus of claim 75 in which said flow controller additionally comprises at least two valves for controlling flow of electrolyte to different portions of the substrate.

77. An apparatus for plating a film on a substrate, comprising:

a substrate holder for positioning the substrate above an electrolyte surface;

at least one movable jet anode for supplying plating current and electrolyte to the substrate, said movable jet anode being movable in a direction parallel to the substrate surface;

at least one flow controller for controlling electrolyte flowing through said movable jet anode;

at least one control system coupled to said movable jet anode and said flow controller to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

78. The apparatus of claim 77 in which said substrate holder is rotatable around an axis perpendicular to the substrate.

79. The apparatus of claim 77 in which said substrate holder is movable into the electrolyte to immerse the substrate completely into the electrolyte and movable away from the electrolyte.

80. The apparatus of claim 77 in which said moveable jet anode comprises one anode and an electrolyte flow nozzle enclosing the anode.

81. The apparatus of claim 80 in which said movable jet anode further comprises a second electrode outside of and positioned around the nozzle.

82. The apparatus of claim 81 in which said movable jet anode further comprises an insulating wall positioned around the second electrode, and a third electrode positioned around the insulating wall.

83. The apparatus of claim 77 in which said movable jet anode is movable in a straight path parallel to the substrate.

84. The apparatus of claim 77 in which said movable jet anode is movable in a curved path parallel to the substrate.

85. The apparatus of claim 84 in which the curved path is a spiral path.

86. An apparatus for plating a film on a substrate, comprising:
a substrate holder for positioning the substrate in a body of electrolyte;

at least one movable jet anode for supplying plating current and electrolyte to the substrate, said movable jet anode being movable in a direction parallel to the substrate surface;

a flow controller for controlling electrolyte flowing through said movable jet anode;

at least one control system coupled to said movable jet anode and said flow controller to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

87. The apparatus of claim 86 in which said movable jet anode is movable in a straight path parallel to the substrate.

88. The apparatus of claim 86 in which said movable jet anode is movable in a curved path parallel to the substrate.

89. The apparatus of claim 88 in which the curved path is a spiral path.

90. The apparatus of claim 86 in which the substrate is positioned horizontally, adjacent to and under said movable jet anode.

91. The apparatus of claim 86 in which the substrate is placed vertically adjacent to said movable jet anode.

92. An apparatus for plating a film on a substrate, comprising:

a substrate holder for positioning the substrate above an electrolyte surface;

a first drive mechanism coupled to said substrate holder to move said substrate holder toward and away from the electrolyte surface to control a portion of a surface of the substrate contacting the electrolyte;

a bath for the electrolyte;

at least one anode mounted in said bath;

a second drive mechanism coupled to said bath to rotate said bath around a vertical axis to form a substantially parabolic shape of the electrolyte surface;

a control system coupled to said first and second drive mechanisms and to said at least one anode to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

93. The apparatus of claim 92 further comprising at least one flow controller to supply fresh electrolyte during plating.

94. The apparatus of claim 92 in which said at least one anode comprises a plurality of anodes.

95. The apparatus of claim 92 further comprising a third drive mechanism coupled to said substrate holder to rotate said substrate holder around an axis vertical to the surface of the substrate.

96. An apparatus for plating a film on a substrate, comprising:

a substrate holder for positioning the substrate above an electrolyte surface;

a first drive mechanism coupled to said substrate holder to move said substrate holder toward and away from the electrolyte surface to control a portion of a surface of the substrate contacting the electrolyte;

a second drive mechanism coupled to said substrate holder to rotate said substrate holder around an axis vertical to the surface of the substrate;

a third drive mechanism coupled to said substrate holder to tilt said substrate holder with respect to the electrolyte surface;

a bath for the electrolyte;

at least one anode mounted in said bath;

a control system coupled to said first, second and third drive mechanisms and to said at least one anode to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

97. The apparatus of claim 96 further comprising at least one flow controller to supply fresh electrolyte during plating.

98. The apparatus of claim 96 in which said at least one anode comprises a plurality of anodes.

99. The apparatus of claim 96 in which the third drive mechanism is configured to tilt the substrate holder in a tilting angle from about 0 to 180 degrees.

100. The apparatus of claim 96 additionally comprising:

a fourth drive mechanism coupled to said bath to rotate said bath around a vertical axis to form a substantially parabolic shape of the electrolyte surface.

101. A method for plating a film to a desired thickness on a surface of a substrate, comprising:

providing a plurality of stacked plating modules and a substrate transferring mechanism;

picking up a substrate from a substrate holder with the substrate transferring mechamism;

loading the substrate into a first one of stacked plating modules with the substrate transferring mechanism;

plating a film on the substrate in the first the one of the stacked plating modules;

returning the substrate to said substrate holder with the substrate transferring mechanism.

102. The method of claim 101, further comprising the step of:

after plating the film on the substrate, drying the substrate by at least one of spinning the substrate or directing drying gas onto the substrate.

103. The method of claim 101 in which at least a second one of the plurality of plating modules is a cleaning module, further comprising the steps of:

after plating, picking up the substrate with the substrate transferring mechanism from the first one of the stacked plating modules;

placing the substrate into the second one of stacked plating modules for cleaning;

cleaning the substrate in the second one of the stacked plating modules; and

drying the substrate in the second one of the stacked plating modules.

104. An automated tool for plating a film on a substrate, comprising:

at least two plating baths positioned in a stacked relationship;

at least one substrate holder;

a substrate transferring mechanism;

a frame supporting said plating baths, said substrate holder and said substrate transferring mechanism; and

a control system coupled to said substrate transferring mechanism, substrate holder and said plating baths to continuously perform uniform film deposition on a plurality of the substrates.

105. The automated tool of claim 104 further comprising:

at least two cleaning modules positioned in a stacked relationship with said at least two plating baths.

106. The automated tool of claim 104 in which the substrate transferring mechanism includes a telescoping member movable in x, y and z axes.

107. The automated tool of claim 104 in which said substrate transferring mechanism is mounted on a bottom portion of said frame.

108. The automated tool of claim 104 in which said substrate transferring mechanism is mounted on a top portion of said frame.

109. The automated tool of claim 104 further comprising at least a second set of plating baths positioned in a stacked relationship and at least two additional cleaning modules positioned in a stacked relationship with said second set of plating baths.

Fig. 1 A



Fig. 1 B





Fig. 2


Fig. 3 B
36
40
33
38
44
32
42
34
21
22
23
3B
31
29
30
3
2
1
Z
X
Y
11
12
13


Fig. 3 A
109
107
105
103
101
100
3
2
1
3B
3B



Fig. 4 A

Fig. 4 B



Fig. 5



Fig. 6 A Large Ratio of t_e/t_p



Fig. 6 B Small Ratio of t_e/t_p



Fig. 7


(a) Bipolar pulse
Time
V
(b) Modified Sine-wave
Time
V
(c) Unipolar pulse
Time
V
(d) Pulse reverse
Time
V
(e) Pulse-on-pulse
Time
V
(f) Duplex pulse
Time
V

Fig. 8



Fig. 9 B



Fig. 9 D



Fig. 9 A



Fig. 9 C



Fig. 10


Start Seed Layer Plating
Sample V_{11}, V_{12}, and V_{13}
Is seed layer a continuous film based on logic table 1?
Yes
No
Completion of Seed Layer Plating

Fig. 11



Fig.12


Fig. 13 B
Fig. 13 A
36
40
33
38
44
32
55
42
34
13B
51
52
53
31
29
30
3
2
1
Z
X
Y
11
12
13
109
107
105
103
101
100
13B


Fig. 14 B
Fig. 14 A
36
40
33
38
32
44
42
34
14B
51
52
53
31
29
30
3
2
1
Z
Y
X
11
12
13
109
107
105
103
101
100
14B


Fig. 15 B
Fig. 15 A
36
40
33
38
32
44
42
34
15B
21
22
23
24
81
82
83
84
31
29
30
4
3
2
1
Z
X
Y
11
12
13
14
100
103
105
107
109
15B



Fig. 16 B

Fig. 16 A



Fig. 17


Fig. 18 B
Fig. 18 A
36
40
33
38
32
44
42
34
18B
21
22
23
31
29
30
3
2
1
11
12
13
11A
12A
13A
18BA
109
107
105
103
101
100

Fig. 19 B



Fig. 19 A



Fig. 20 A



Fig. 20 B



Fig. 21 A



Fig. 21 B




Fig. 22 B
Fig. 22 A
36
40
33
38
44
32
42
34
22B
21
22
23
31
29
30
70
68
66
64
62
60
61
3
2
1
11
12
13
109
107
105
103
101
100
22B



Fig. 23B



Fig. 23 A

Fig. 24 B



Fig. 24 A





Fig. 25C



Fig. 25 B



Fig. 25 A



Fig. 26 B

Fig. 26A


218
216
214
212
224
222
220
210
208
206
204
202
244
232
234
236

Fig. 28


218
216
214
212
210
208
206
204
242

Fig. 27



Fig. 29C



Fig. 29B



Fig. 29A



Fig. 30B

Fig. 30A


Fig. 31 B
Fig. 31A
36
40
33
38
44
32
55
34
42
31B
101
100
254
356
31
29
30
258
252
200
X
Y
250


Fig. 32 B
Gap
356
254
31
29
30
258
252
200
55
32
38
33
36
34
32B
42
40
44
Fig. 32A
254
101
100
X
X
254
250
32B


Fig. 33 B
Gap
356
254
31
29
30
260
252
200
55
32
33
38
36
34
42
40
44
33B
Fig. 33A
254
101
100
X
260
X
254
250
33B



Fig. 34 B



Fig. 34 D



Fig. 34 A



Fig. 34 C



Fig. 35



Fig. 36 B



Fig. 36 D



Fig. 36 A



Fig. 36 C



Fig. 37 B



Fig. 37 A


Fig. 38 B
Fig. 38 A
36
40
33
38
32
44
42
34
38B
21
22
23
24
31
29
30
81
82
83
84
66
64
62
60
62
64
66
Z
X
Y
8
100
11
105
103
109
107
100
8
38B


Time
Time
Time
Time
Time
Time
Time
Longer plating
Additional plating
LMFC 21
LMFC 22
LMFC 23
LMFC 24
V_{11}
I_{11}
t_1
t_2
t_3
t_4

Fig. 39



Fig. 40 B

Fig. 40 A


Fig. 41 B
Fig. 41 A
36
40
33
38
44
32
42
41B
34
21
22
23
31
29
30
70
68
66
64
62
60
61
8
11
109
107
105
103
101
100



Fig. 42 B

Fig. 42 A



Fig. 43


Time
V
(a) Modified Sine-wave
(b) Unipolar pulse
(c) Pulse reverse
(d) Pulse-on-pulse
(e) Duplex pulse

Fig. 44


Fig. 45 B
Fig. 45 A
36
40
33
38
44
32
42
45B
55
34
31
29
30
70
3
68
66
64
62
60
61
2
1
11
12
13
109
107
105
103
101
100
45B


Fig. 46 B
Electrolyte liquid surface
120
31
29
30
4
3
2
1
55
32
33
38
36
40
44
42
34
46B
X
Y
120
11
12
13
14
Fig. 46 A
109
107
105
103
120
100
4
3
2
1
46B


Fig. 47 B
Highest liquid level
Lowest liquid level
120
55
36
40
33
38
32
44
42
34
47B
31
29
30
4
3
2
1
X
Y
120
11
12
13
14
Fig. 47 A
109
107
105
103
120
100
4
3
2
1
47B



Fig. 48 B

Fig. 48 A


Fig. 49 B
Fig. 49 A
36
40
33
38
32
44
42
49B
34
55
31
29
30
70
68
66
64
62
60
8
11
109
107
105
103
101
100
49B



Fig. 50



Fig. 51



Fig. 52 A



Fig. 52 B



Fig. 52 C

Fig. 53





Fig. 54 A



Fig. 54 B



Fig. 54 C



Fig. 56



Fig. 55



Fig. 57 A

Fig. 57 B

Fig. 57 C



Fig. 58 B

Fig. 58 A



Fig. 59

Fig. 60 B



Fig. 60 A





Fig. 61

Fig. 62



Fig. 63



Fig. 64



Fig. 65





Fig. 66

Fig. 67



Fig. 68





Fig. 69

Fig. 70



Fig. 71



PCT WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7 : G01N 21/88

A1

(11) International Publication Number: **WO 00/02037**

(43) International Publication Date: 13 January 2000 (13.01.00)

(21) International Application Number: PCT/US99/14056

(22) International Filing Date: 22 June 1999 (22.06.99)

(30) Priority Data:
09/110,870 7 July 1998 (07.07.98) US

(71) Applicant: APPLIED MATERIALS, INC. [US/US]; 3050 Bowers Avenue, Santa Clara, CA 95054 (US).

(72) Inventors: SMILANSKY, Zeev; Meishar 41, 76850 Israel (IL). TSADKA, Sagie; Nurit Street 4, 70600 Yavne (IL). LAPIDOT, Zvi; Hanassi Harishon Street 16, 76302 Rehovot (IL). SHERMAN, Rivi; Nahal Sorek Street 10, 47204 Ramat-Hasharon (IL).

(74) Agents: BERNADICOU, Michael, A. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).

(81) Designated States: JP, KR, SG, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published
With international search report.

(54) Title: A PIXEL-BASED METHOD AND APPARATUS FOR DEFECT DETECTION ON PATTERNED WAFERS

(57) **Abstract**

A method is provided for the detection of defects on a semiconductor wafer by checking individual pixels on the wafer, collecting the signature of each pixel, defined by the way in which it responds to the light of a scanning beam, and determining whether the signature is that of a faultless pixel or of a pixel that is defective or suspect to be defective. An apparatus is also provided for the determination of such defects, which comprises a stage (11) for supporting a wafer (10), a laser source (13) generating a beam that is directed onto the wafer, collecting optics (15, 16) and photoelectric sensors (17) for collecting the laser light scattered by the wafer in a number of directions and generating corresponding analog signals, an A/D converter deriving from said signals digital components defining pixel signatures, and selection systems for identifying the signatures of suspect pixels and verifying whether the suspect pixels are indeed defective.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

A PIXEL-BASED METHOD AND APPARATUS FOR DEFECT DETECTION ON PATTERNED WAFERS

Field of the Invention

The invention relates to the inspection of surfaces, particularly the surfaces of semiconductor wafers, intended for the detection of possible defects, particularly due to the presence of particles. More particularly the invention relates to the control of semiconductor manufacturing processes, particularly Quality Control, Process Monitoring and Control and Catastrophe Detection. The invention further comprises method and apparatus for the inline control of wafer production and the immediate recognition of any fault or irregularities in the production line.

Background of the Invention

The detection of defects and/or of the presence of foreign substances on semiconductor wafers has received considerable attention in the art. Defects can be caused by an imperfect production of the desired pattern. Further, particles of various kinds may adhere to a wafer surface for a number of reasons.

The inspection process can be carried out on bare wafers, viz. wafers that have not yet been patterned, or on patterned wafers. This invention relates primarily to the inspection of patterned wafers.

Prior art devices are used in order to detect defects and particles of the type described above in patterned wafers. Examples of prior art apparatus

comprise devices based on the direct comparison of different dies. Such apparatus, which will be further referred to below with respect to specific references, presents the following drawbacks: 1) it is relatively very expensive, as it requires high mechanical precision; 2) it has low throughput; 3) it has a large footprint; 4) it needs an expert operator; 5) it is not suitable for inline inspection (i.e., it operates on wafers which have been previously removed from the fabrication line), and therefore is unsuitable for purposes of process control and monitoring, of the kind addressed by the present invention; 6) prior art devices are non-isotropic devices, i.e. they require a very precise alignment of the article being inspected. These facts impose constructive and operative constraints on the apparatus and on the inspection method.

USP 4,731,855, to Kyo Suda et al, includes in its Background of the Invention a list of various methods for performing semiconductor wafer inspections, and said list is incorporated herein by reference. One of said methods involves scanning the wafer surface with a laser beam and analyzing the number and direction of diffraction lights, produced by the pattern edges, by means of a plurality of light detection cells arranged cylindrically.

USP 4,345,312, to Toshikazu Yasuye et al, discloses a pattern inspecting method which comprises picking up an image from an article having a preset pattern whereby to extract the data of the pattern to be inspected, converting said data into a bit matrix of binary values, and comparing said matrix with a reference matrix representing an ideal pattern, to

disclose any discrepancy between the pattern of the article and the ideal one.

USP 4,342,515, to Masakuni Akiba et al, discloses an inspection apparatus for determining the presence of foreign matters on the surface of a wafer, which apparatus includes a beam generator portion which projects a collimated beam towards the object to inspect it from a side thereof, and a mechanism which senses light reflected from the surface of the object, through a polarizer plate. Such methods, however, are obsolete inasmuch as they cannot be used with today's wafers having a design rule of 0.5 μm or less.

The same principle is used in several prior art methods and apparatus. Thus, in USP 4,423,331, to Mitsuyoshi Koizumi et al, the light reflected from the wafer surface is directed to a photoelectric tube and defects are detected by the irregularities of the voltage current outputted by the tube.

USP 4,669,875, to Masataka Shiba et al, makes reference to the aforesaid USP 4,342,515, and proposes a method and apparatus based on the same principle, in which a polarized laser beam irradiates the substrate from directions inclined with respect to the perpendicular to its surface and linearly scans said surface; and light reflected from foreign particles is detected by a polarized light analyzer sand a photoelectric conversion device.

The aforesaid USP 4,731,855 discloses a method of detecting defects, e.g. foreign particles, in which the diffraction light reflected from a wafer surface is analyzed by distinguishing between normal and abnormal directions. An ideal pattern formed on a wafer reflects diffraction lights in determined directions, at certain angles, which are considered normal directions. On the other hand, foreign particles reflect the light in other, abnormal directions. Reflection of light in abnormal directions indicates a departure of the pattern formed on the wafer from the real pattern, and therefore possible defects. In the invention of this reference, the abnormal direction signals are so applied as to determine whether they represent a true defect or a practically acceptable defect. Again, this method is obsolete due to the design rule of less than 1 μm.

USP 4,814,596, to Mitsuyoshi Koizumi et al, applies the said principle of analyzing polarized reflected light to identify defects. It cites the aforesaid USP 4,342,515 as well as Japanese Patent Applications Publication Nos. 54-101390, 55-94145 and 56-30630. In the apparatus of this reference, an S-polarized beam is arranged to illuminate the pattern present on the wafer. Since the irregularities in the surface of the pattern are sufficiently small, the S-polarized light is preserved in the reflected light. An analyzer is used to cut the S-polarized light in the path of the reflected light, so that, if the reflected light includes a P-polarized light, this latter is detected by a photoelectric conversion element, indicating the presence of particles on the wafer.

USP 4,628,531, to Keiichi Okamoto et al, discloses a pattern checking apparatus, which reveals by a primary selection the presence of defects that may be tolerable or not, defined as "candidate defects". The wafers having such defects are passed to a secondary selection, which distinguishes between those that are not defects in a practical sense and are acceptable, and those that are not acceptable. False alarms, viz. the detection in the primary selection of apparent defects, which are revealed in the secondary selection not to be real defects, are said to be caused, in prior art methods based on the comparison of patterns, by an imperfect registration of the patterns to be compared.

Another method of the prior art relates to inspection apparatus employing a planar array of individually addressable light valves for use as a spatial filter in an imaged Fourier plane of a diffraction pattern, with valves having a stripe geometry corresponding to positions of members of the diffraction pattern, blocking light from those members. The remaining valve stripes, i.e. those not blocking light from diffraction order members, are open for transmission of light. Light directed onto the surface, such as a semiconductor wafer, forms elongated curved diffraction orders from repetitive patterns of circuit features. The curved diffraction orders are transformed to linear orders by a Fourier transform lens. Various patterns of stripes can be recorded and compared. Related discussion can be found in USP 4,000,949 and 4,516,833.

USP 5,699,447 discloses and claims an apparatus which comprises first examining means for examining in a first phase the complete surface of

the wafer with an optical beam of small diameter and for outputting information, indicating inspected locations on the article's surface having a high probability of a defect, storage means for storing the output of the first examining means, and second examining means for examining in a second phase and with a relatively high spatial resolution only the locations having a high probability of a defect and for outputting information indicating the presence or absence of a defect in said locations. The first examination phase is effected by making a comparison between the pattern of the inspected wafer and another pattern, serving as a reference pattern; and the second examination phase is carried out by a similar comparison to identify the locations in which the comparison shows such differences as to indicate the presence of a defect.

The methods and apparatus of the prior art have several drawbacks, partly discussed in the cited references, such as errors due to faulty registration and other causes, false alarms consisting in the detection of defects that are only apparent, and so on. All of them, further, have the common drawback of requiring complex apparatus, with high mechanical precision, and requiring long operation times and having therefore a low throughput.

It is therefore a purpose of this invention to eliminate the drawbacks of the prior art method and apparatus for the inspection of patterned semiconductor wafers, and particularly for determining the presence of particles of foreign substances.

It is another purpose of this invention to provide such a method and apparatus that operate at a much higher speed than prior art apparatus and with a much higher throughput.

It is a further purpose of this invention to detect the defects or suspected defects of surfaces, particularly of patterned, semiconductor wafers, by a system that does not require comparison of patterns.

It is a still further purpose of this invention to detect said defects or suspected defects by an inspection or testing of the pixels of the surface.

It is a still further purpose of this invention to detect said defects or suspected defects by an analysis of the optical response of the pixels of the surface to a scanning beam.

It is a still further purpose of this invention to provide a wafer control method that is not based on a comparison of patterns, but is a pixel-based inspection.

It is a still further purpose of this invention to provide a wafer control method and apparatus that are completely automatic and eliminate almost all possibility of human error.

It is a still further purpose of this invention to provide such a method and apparatus which are highly flexible or, in other words, that can be

operated in such a way as to achieve the precision that is required in any particular processing situation.

It is a still further purpose of this invention to provide a method and apparatus for controlling the semiconductor wafers inline and immediately recognizing any failures or irregularities in the production process and apparatus.

It is a still further purpose of this invention to provide a method and apparatus that permit to localize on the wafer surface the position of any suspected defects.

It is a still further purpose of this invention to provide a method and apparatus for a primary control of semiconductor wafers that facilitates carrying out a subsequent operation called herein a "vector die-to-die comparison".

By the expression "vector die-to-die comparison" (abbreviated as VDDC) is meant, in this specification and claims, an operation the purpose of which to determine which of the suspected defects represent valid pattern data and which represent real defects. The preferred embodiment described herein requires firstly transforming the polar coordinates of the wafer inspecting apparatus - hereinafter "the machine coordinate system" -to the Cartesian coordinates of a system hereinafter defined - " the die coordinate system of the wafer" - Then, deriving from the coordinates that define the suspect pixels' location in the machine coordinate system the

coordinates that define said location in the die coordinate system. Finally, the VDDC is an operation for discriminating, between suspect data that are actually produced by the wafer pattern and suspect data that are produced by real contamination by particles - all as will be fully explained hereinafter.

It is a still further purpose of this invention to provide a method and apparatus for the analysis of surfaces, even if they are not surfaces of patterned semiconductor wafers.

It is a still further purpose of this invention to provide an optical head which comprises, in a structural unit, all the optical elements required for irradiating the pixels of the surface with the beam used for scanning and collecting their optical response in the particular manner of this invention, as hereinafter described.

It is a still further purpose of this invention to provide an apparatus which effects the control of the pixels by a combination of such an optical head and means for displacing the surface relative to it.

Other purposes and advantages of the invention will appear as the description proceeds.

Summary of the Invention

The invention, both as to method and apparatus, is based on the principle of inspecting all or part of the individual pixels of the patterned wafers

under control, without comparing patterns or needing specific information about the patterns. In other words, the invention is based on the principle of detecting suspected pixels, viz. pixels that show signs of having a defect, particularly the presence of foreign particles, without reference to the pattern to which the pixel belongs or to the position of the pixel on the wafer and without comparison between patterns. This inventive inspection method is termed herein "design rule check". Although reference will be made herein to patterned semiconductor wafers, the analysis of which is the primary purpose of the invention, it will be apparent that the invention can be applied in general to the analysis of different surfaces, particularly of any surfaces not patterned or having patterns the dimensions of which are similar to those of wafer patterns, e.g. in the order of microns or fractions of microns.

The method and apparatus of the invention can be used "inline", viz. is suitable to be integrated with the production process tool, using the same wafer handling and interface system, and can operate as an integrated particle monitor to provide a constant check of the wafers produced, and in this way will detect any irregularities or defects that may arise in the production line. Sometimes unforeseen phenomena may occur in the production line that are so far-reaching as to render its further operation impossible or useless. It is important to detect such phenomena, which may be termed "catastrophic", as soon as possible, and this invention permits to do so. These inline checks are rendered possible for the first time in the art by the high speed of the pixel-based inspection method and the moderate cost and footprint of the apparatus.

According to an aspect of the invention, the same comprises a method for the determination of defects, particularly the presence of foreign particles, in patterned, semiconductor wafers, which comprises successively scanning the individual pixels, defining the signature of each pixel, and determining whether said signature has the characteristics of a signature of a faultless or of a defective, or suspected to be defective, pixel.

In some embodiments of the invention, the determination of the characteristics of the pixel signatures is preceded by preliminary steps of evaluation of the characteristics of the individual signals that make up the signature, which permit to conclude that certain signatures cannot belong to defective pixels, and therefore require no further processing, whereby to reduce the amount of data that must be processed. Therefore the method of the invention may comprise defining the signature of each pixel, evaluating each signal of each signature, and, based on said evaluation, excluding a number of signatures from further processing. Preferably, the pixels are optically scanned by means of an illuminating beam and their signature is defined by their optical reaction to the illuminating light. In this case, the various embodiments of the method of the invention are characterized by the following features:

I- The type of light being used;

II - The physical and geometric parameters of the illumination;

III - The property and/or parameters by which the optical reaction of the pixels, and therefore their signature, is characterized;

IV - The physical and geometric parameters of the detection of said optical reaction.

I - The type of light being used

According to the invention, one can use laser beams or light produced by other sources, such as flash lamps, fluorescence lamps, mercury lamps, etc. Laser beams can be produced e.g. by diode lasers and have any wavelength, e.g. 400 to 1300 nm. The choice of the appropriate wavelength can be carried out by skilled persons in any case, so as to produce optimization for a given material or pattern. Relatively long wavelength (e.g. 600-810 nm) are generally preferred because of the high energy fluence achievable. Short wavelengths can be preferred for detecting small particles and for finer design rules. Laser beams can also be produced by non-diode generators, of any wavelength from IR to deep UV. The illuminating radiation may be narrow band or wide band (important for spectral analysis). It can be coherent or non-coherent, polarized or non-polarized. As to fluence, it can be CW, pulsed or quasi-CW. One or a plurality of light beams can be used.

II - The physical and geometric parameters of the illumination

1. The number of the illumination sources can be changed.
2. The geometric placement of the illumination sources can be changed.
3. The size and form of the light source and of the illuminated spot can be changed.
4. The way in which the illumination light is delivered can be changed.

Important changes can arise from changing the size of the illuminated spot with respect to a given pattern. A spot of 5 square microns will provide a completely different set of signatures than a spot of 75 square microns, and different discrimination capability. Some useful light source forms are a point source, a ring source, a large aperture source, and a line source. It may sometimes be beneficial to illuminate through the wafer (or through another article, when such is being inspected, such as a reticle or some other transparent article) with a relatively large wavelength (more than 1 micron). Thus, one could illuminate from beneath the wafer and collect the received radiation from above.

The illumination light can be delivered by optical trains, fiber optics, or other directing elements.

III - **The property and/or parameters by which the pixel signatures are characterized**

1. In this system, the energy of the scattered light is the main property that is being measured.

2. Another property is the height of the surface. This is measured by the height measurement system.

3. Other properties can also be used successfully for creation of a signature. These are:

3.1. The polarization of the received radiation, in P and S planes. This is important, since there are many geometric locations at which the pattern on the wafer induces a well determined polarization, so that a correctly aligned polarizer would sense only particles.

3.2. The phase of the received radiation.

3.3. The wavelength of the received radiation, which can be tested in various ways, e.g. by testing for fluorescence or by testing the spectral response of a pixel.

With reference to the polarization of the received radiation, it has been shown (see J.M. Elson, Multilayer coated optics: Guided wave coupling and scattering by means of interface random roughness, J. Opt. Soc. Am. A12, pp. 729-742 (1995)), that the polarization direction field around a patterned wafer surface, when illuminated with polarized light, exhibits a phenomenon whereby at certain collection angles the polarization field is well defined. Thus, with a properly aligned polarizer, the light scattered from the pattern will contribute almost zero energy at said angles. On the other hand, if there is a particle in the illuminated spot, the light scattered from it is depolarized, and will contribute significant energy at said angles, whereby the particle will be clearly detected. It is not necessary to fix precisely the location and polarization direction of the detectors that will permit to detect a particle in this way: it suffices to provide a sufficiently high number of detectors, each with a polarizing sheet in front. The plurality of detectors ensures that some of them will get a response that will indicate the presence of a particle. When using polarized light, therefore, the method and apparatus of the invention need not be modified as to the way of delivering the illuminating light and detecting the light scattered from the wafer pixels, but a polarizer should be placed in front of each detector, no other change being required in the apparatus, and the signal processing algorithms should be modified to take into account the fact that the detectors which generally capture low

levels are those placed at the aforesaid angles in which the polarization field is well defined, so that if the light collected by those detectors has significant energy, the algorithm should signal the presence of a particle.

IV - The physical and geometric parameters of the detection of the optical reaction of the pixels

The optical reaction, and therefore the signature of the pixels is defined by the light scattered by the pixels. The way in which it is detected can vary widely. It is detected in a plurality of directions, which will be called, for descriptive purposes, "fixed directions". Each direction is defined by a line from the pixel to a point of light collection. Therefore, the geometry of the scattered light detection is defined by the disposition of the points of light collection. Said points may be disposed e.g. in azimuthal symmetry on horizontal concentric circles ("horizontal" meaning herein parallel to the wafer surface), or in elevational symmetry on vertical or slanted semi-circles, or in a flat grid parallel to the wafer surface, or in a semi-spherical or other vault-like arrangement above the wafer.

In a preferred form of the invention, said signature is defined by an array of signals, each of which measures the intensity of the light scattered by the pixel in a direction, and will be called herein "signature component". The number of directions in which said intensity is measured, and therefore the number of signature components should be sufficiently high for the signatures to characterize the corresponding pixels, as hereinafter better explained. The said signals are sampled at a given frequency "f", which will be called "the sampling frequency". The period of time between

successive samplings, t = 1/f , will be called "the sampling period". The sampling frequency used in carrying out the invention is preferably very high, in the order of millions of Herz, e.g. 11 Mhz. Each sample generates an array of digital signals, which defines the signature of the pixel that was illuminated by the beam at the moment the sample was taken.

The term "scanning beam" is to be construed herein as meaning a beam that has a relative motion with respect to the wafer and successively impinges on different points of the wafer. The invention comprises relative motions of any kinematic nature and produced by any mechanical means, as long as they cause the spot of the beam to move over the wafer surface. By "spot of the beam" (also called "the beam footprint") is meant the area of the wafer illuminated by the beam at any moment, or in other words, the intersection of the beam with the surface of the wafer. In view of the relationship between the wavelength of the scanning beam and the dimensions of the elements of the wafer pattern and of the foreign particles, the light scattered by the wafer is diffracted.

The term "pixel", as used in this specification and claims, means the area covered by the spot of the beam at the moment a sampling is carried out, viz. the moment at which the digital signals, representing the intensity of the light scattered by the wafer in the fixed directions, are determined. Ideally, each pixel should border on the pixels adjacent to it, but this is not necessary for successfully carrying out the invention. In practice, depending on the character and speed of the relative motion of the scanning beam with respect to the wafer, on the area of spot size, and on

the sampling frequency, adjacent pixels may overlap, so that each point of the wafer is examined more than once, or, on the contrary, the adjacent pixels may be spaced from one another, so that not all the points of the wafer will be examined. One or the other relationship between pixels may be chosen, and the relative motion of the scanning beam with respect to the wafer may be determined as desired, taking into account such parameter as the resulting amount of data and the speed of the operation.

In order to determine whether a signature has the characteristics of a signature of a faultless or of a defective pixel, any criterion that is adapted to the specific conditions in which invention is carried out, and provides the desired type and degree of selection, can be adopted. The criterion may comprise a comparison between the controlled signature and a master signature, or the definition of ranges of acceptable parameters in which the parameters of the controlled signature must be included, or the position of the controlled signature in a statistics of signatures, and so on. A broadly suitable and simple method will be described hereinafter by way of example.

According to another aspect of the invention, at least one source of an irradiating beam, preferably a laser diode, is provided and is preferably motionless, the controlled wafer is preferably rotated, more preferably about its center, and is translated (viz. displaced parallel to itself along a straight or curved line), preferably by displacing its center in a line that lies in a plane perpendicular to its axis of rotation, so as to move the spot

of the beam over the surface of the wafer, and the light scattered by the wafer is collected in a plurality of directions. These directions, in which the scattered light is collected, will be called hereinafter "fixed directions". The rotary motion of the wafer has considerable advantages, in particular it is easy to effect by mechanical means of conventional precision and permits to achieve very high process velocities and therefore a very high throughput, while having a small footprint. Although a rotational and a translational motion of the wafer, the scanning beam being motionless, have been mentioned hereinbefore as preferable, it is the relative motion of the beam with respect to the wafer that is the determining factor, and any manner of obtaining it is equally within the scope of the invention. Preferably, in each fixed direction the collected light is transduced to an electric signal and this latter is converted to a digital signal - a pixel component - by sampling.

In a variant of the above aspect of the invention, a single scanning beam is provided and the wafer is so moved that said beam scans the entire surface of the wafer. A plurality of lasers, the spot sizes of which substantially overlap, are considered herein as producing a single scanning beam.

In another variant, the surface of the wafer is partitioned into a number of zones, a number of scanning beams (preferably equal to said number of zones) is provided, each scanning beam being associated with one of said zones, the inspected wafer is so moved that each beam scans the wafer zone associated with it, and the light produced by the scattering of each

beam by the wafer surface is collected in a plurality of fixed directions associated with said beam. Typically and preferably, said zones of the wafer, except the central one, which is circular, are annular, concentric rings having similar radial dimensions, and the wafer is rotated and is shifted approximately radially by an amount equal to said radial dimension of the rings. This variant of the invention shortens the processing times, requires smaller motions of the apparatus elements and permits to define smaller pixels.

In a further preferred form, the process of the invention comprises the following steps:

1 - irradiating each wafer with one laser beam or with a plurality of laser beams;

2 - causing a relative motion of each wafer with respect to said beam, if one laser beam is used, to cause said beam to scan the wafer, and if a plurality of laser beams is provided, to cause each beam to scan a zone of the wafer associated with it;

3 - sensing the light scattered by the wafer in a plurality of fixed directions, if a single beam is provided, or in a number of such pluralities associated each with a beam, if more than one beam is provided;

4 - converting said scattered light, in each fixed direction, to an electric signal;

5 - sampling said electric signal at a predetermined sampling frequency, whereby to determine, at each sampling, an array of values, one value in each fixed direction, associated with a pixel of the wafer;

6 - considering each said array of significant values as constituting a pixel signature;

7 - defining the conditions which must be satisfied by all the pixel signatures of a faultless wafer;

8 - determining whether the pixel signatures of each wafer meet the said conditions; and

9 - classifying the pixels which meet the said conditions, as acceptable pixels and the remaining pixels as "suspect".

In an embodiment of the invention, a group of beams may be used to scan a wafer by focusing them so that all have the same spot on the wafer surface. in this case, the scattered light produced by all the beams will be collected in the same fixed directions.

Concurrently with the identification of the suspect pixels, their location on the wafer is recorded to permit successive vector die-to-die comparison. At each moment of the process, the position of the pixels under examination is identified in the machine coordinate system. In that system, the position of each pixel is defined by the angle by which the wafer support has rotated and by the distance of the pixel from the wafer center, or, as may be said, its radial position, which depends on the displacement which the wafer center has undergone with respect to the laser beam. Said angular and radial positions constitute the polar coordinates of the pixels. The position of the pixel on the wafer, on the other hand, is defined in the die coordinate system, in which a point is identified by the index of the die it is in and the coordinates of the point

inside the die, with the axes parallel to the principal directions of the die and the distances measured in microns. The way in which the die coordinates of a point are calculated will be described hereinafter.

In a preferred form of the invention, the signatures of the pixels are transmitted, together with their coordinates, to a hardware component of the apparatus. By "hardware component" is meant herein an electronic device having a specific task or a number of specific tasks which can be selected as desired in each case. In general, the hardware component is a specially designed digital electronic device, the task of which is to analyze the signals and make the preliminary selection between signals that represent a valid pattern on the wafer and those that are suspected to arise from a contaminated spot. The signatures of the suspect pixels and their coordinates are transmitted further to a software component, which completes the die-to-die comparison. It will be understood that, since the suspect pixels are only a small fraction of all the wafer's pixels, the information thus outputted by the hardware component is a small fraction of the information received by it.

An embodiment of the invention therefore comprises determining the position of the apparently defective pixels in the suspect wafers. Another embodiment of the invention comprises measuring the height of the pixels. Each type of wafer has a pattern having a given depth. Large foreign particles often have a height, viz. a dimension perpendicular to the wafer surface, in excess of said depth of the wafer pattern, and

therefore protrude from said pattern and their presence can be detected by a height measurement.

The invention further comprises an apparatus for the determination of defects, particularly the presence of foreign particles, in patterned, semiconductor wafers, which comprises:

a) a turn table for supporting a wafer and rotating it;

b) a light source and optics for generating at least one light beam and directing it onto the wafer;

c) means for shifting the spot of said beam relative to the wafer center, preferably by shifting the axis of rotation of the wafer;

d) collection optics for collecting the light scattered by the wafer in a number of fixed directions;

e) photoelectric sensors for generating electric analog signals representing said scattered light;

e) A/D converter for sampling said analog signals at a predetermined frequency and converting them to successions of digital components defining pixel signatures;

f) means for determining the coordinates of each pixel;

g) a hardware filter for receiving the pixel signatures and their coordinates and identifying the signatures that are not signatures of faultless pixels, viz. that are signatures of suspect pixels; and

h) a software algorithm for receiving from the filter the signatures of suspect pixels, together with the corresponding pixel coordinates, and carrying out a vector die-to-die comparison.

In a preferred embodiment of the apparatus according to the invention, the light beam is a laser beam. In a more preferred embodiment, the means for generating a laser beam and the means for collecting the laser light scattered by the wafer in a number of fixed directions are associated, in the appropriate geometrical relationship, in a single structural unit, herein called "optical head". An optical head generally comprises a single laser generator, but if it comprises more than one, the generators are so focused as to produce a single illumination spot.

In said embodiment, therefore, the apparatus comprises:

a) a turn table for supporting a wafer and rotating the same about an axis of rotation that coincides with the geometric axis of the wafer;

b) means for translationally shifting the axis of rotation of the wafer;

c) at least one optical head;

d) photoelectric means for transducing the optical signals generated in said optical head to electric analog signals;

e) A/D converter for sampling said electric analog signals at a predetermined frequency and converting them to successions of digital components defining pixel signatures;

g) a hardware filter for receiving the pixel signatures and their coordinates and identifying the signatures that are not signatures of faultless pixels, viz. that are signatures of suspect pixels; and

h) a software algorithm for receiving from the filter the signatures of suspect pixels, together with the corresponding pixel coordinates, and carrying out a vector die-to-die comparison.

The optical head is, in itself, an object of the invention.

In an aspect of the invention, the apparatus comprises, in combination with mechanical means for supporting and rotating a wafer, optical means for substantially isotropically collecting the light scattered by the wafer, and hardware means for taking into account any angular displacement of the principal directions of the wafer dies with respect to the wafer support plate. By "substantially isotropically collecting the scattered light" is meant collecting it at capture angles that are so many and densely distributed that an angular displacement of the optical collecting means will not significantly change the optical signals so collected. In other words, the optical collecting means will behave approximately as if they were constituted by rings, set in planes perpendicular to the axis of the wafer rotation, uniformly sensing the scattered light at every point thereof. The means for taking into account any angular displacement of the principal directions of the dies, with respect to the wafer support plate, comprises means for transforming the optical signals actually received to the values they would have if all the wafers were mounted on their support plate with their principal directions set in an invariable, predetermined orientation.

The signature of any given pixel depends on certain operating parameters, which must be specified and remain constant in any reduction to practice of the invention. The parameters comprise: a) the characteristics of the irradiating light, such as the type of light sources,

the number of such sources, the direction of the irradiating beam or beams, their wavelength, their energy fluence, the area of their spot size, etc.; b) the fixed directions, viz. their number and their orientation, both as azimuth and as elevation with respect to the substrate surface; c) the solid angle within which reflected light is sensed by each sensor. Other parameters, referring to the mechanics of the invention, will become apparent later. If any of said parameters is changed, the pixel signatures will change correspondingly. Therefore, said parameters must remain the same in any operation carried out according to or for the purpose of this invention. Generally, the larger the number of fixed directions, the better the resolution of the scattered light and the completeness of the pixel signatures. Structural considerations, on the other hand, prevent using an excessive number of them. It has been found that a satisfactory compromise between said contrasting factors is to use 16 or 32 fixed directions and corresponding scattered light collectors. For simplicity of illustration, in the following description, it will be assumed that there are two superimposed rings of fixed directions, each of which comprises 16 fixed directions. In each ring, the fixed directions are uniformly spaced in azimuth and have the same elevation angle. The two rings have different elevation angles. By "elevation angle" is meant herein the angle which the direction makes with the plane of the wafer. The plane of a wafer is defined as the plane of its upper surface. The azimuthal and elevational angles are determined so that all fixed directions intersect the plane of the wafer at the same point. The aforesaid fixed direction configuration may also be described by saying that said directions lie on two conical

surfaces having as their axis the axis of the wafer and a common vertex, and that they are evenly spaced on each conical surface.

The scattered light is preferably collected by at least one optical fiber bundle for each fixed direction, and transmitted to photoelectric detectors, in each of which a continuous signal is generated. The terminals of each bundle, which lie on the fixed directions, preferably abut on one another, so that each ring of optical fiber terminals, lying on one of said conical surfaces, is continuous. It can be said that the optical fiber bundles are preferably "interlaced". The photodetectors, which are conventional apparatus (an example of which is OSD50, manufactured by Centronics), produce continuous electric signals. The sampling of the continuous electric signal produced by each photoelectric detector, can be carried out by apparatus known in the art and available on the market (e.g. AD9059RS, manufactured by Analog Modules) at frequencies of millions of Hz, so that the number of pixels for which a signature is obtained is in the order of millions per second, e.g. 11 Mpix/sec.

The scanning beam generally has an oblong spot size, e.g. having a radial dimension (viz. a dimension parallel or approximately parallel to the wafer radius) between 5 and 15 microns and a tangential dimension (viz. a dimension perpendicular to the radial one) between 3 and 5 microns.

Brief Description of the Drawings

In the drawings:

- Fig. 1 is a schematic illustration, in plane view, of the general features of an apparatus according to an embodiment of the invention;

- Fig. 2 is a schematic illustration, in elevational view, of the apparatus of Fig. 1;

- Fig. 3 is a schematic illustration, in elevational view, of an apparatus according to an embodiment of the invention;

- Fig. 4 is a schematic plan view of another embodiment of the invention;

- Fig. 5 is a schematic plan view of a variant of the embodiment of Fig. 4;

- Figs. 6a and 6b are schematic vertical cross-sections of two embodiments of optical head;

- Fig. 7 is a plan view, from the bottom, of said optical head, at a greater scale;

- Fig. 8 is a block diagram generally illustrating the phases of the scattered light processing according to an embodiment of the invention;

- Fig. 9 is a block diagram generally illustrating the analog processing unit of an apparatus according to an embodiment of the invention;

- Figs. 10, 11 and 12 an embodiment of the signal processing;

- Fig. 13 illustrates the die coordinate system;

- Figs. 14(a), ýý(b) and (c) and Fig. 15 schematically illustrate alternative dispositions of the scattered radiation collectors;

- Figs. 16 and 17(a), (b) and (c) illustrate a method and apparatus for height measurement; and

- Fig. 18 is a conceptual flow chart exemplifying the vector die-to-die comparison according to the preferred embodiment of the present invention.

Detailed Description of Preferred Embodiments

Figs. 1 and 2 schematically represent an apparatus according to an embodiment of the invention. Numeral 10 indicates a wafer that is being inspected. The apparatus used for the inspection comprises a stage having a wafer support. The wafer is placed on said support, which in this embodiment is a support plate 11, which is rotated about shaft 12 by mechanical means, not shown as being conventional. A laser source is shown at 13 in its central position, above the axis of shaft 12. However, more than one source could be provided and any source could be placed at an angle to the axis of shaft 12, to provide the required illumination of the wafer, depending on the type of wafer under inspection. In Fig. 2 one such additional laser source is shown, by way of illustration, oriented at an angle β from the plane of the wafer. Mechanical means, not shown as being conventional, translate the shaft 12, viz. shift it, while maintaining it parallel to itself, so that any point thereof moves in a straight or curved line that lies in a plane perpendicular to the axis of the shaft. Consequently the wafer 10 is also translated parallel to itself so that its center of the wafer is shifted in a plane perpendicular to the axis of the shaft. By "translatory motion" is meant any motion of a body in which the body does not rotate, but is displaced without rotation along any straight or curved line. The translational displacement of shaft 12 and wafer 10 is rectilinear, but it need not be: if desired, it could follow a curved path.

Additionally, the laser source or sources may not be stationary and the corresponding spot or spots on the wafer surface may move in a way similar to the motion of a needle on a phonograph disk, viz. swing along an arc of circle passing through the center of the wafer. Consequently, since the laser source 13 remains stationary, the spot of the scanning beam is displaced on the wafer from the periphery of the wafer to its center and/or vice versa, and, possibly but not necessarily, along or approximately along a radius of the wafer 10. Preferably, the wafer is rotated at a V_r of 5000 rpm and displaced radially at a speed L of 0.01-0.5 cm/sec.

The light of beam 13 is scattered in the fixed directions. The fixed directions may be azimuthally or elevationally distinct. In the embodiment illustrated, they are azimuthally distinct and arranged in 2 rings of 16 each. In each ring, the said directions are symmetrically arranged about the wafer and slanted at an elevation angle α_1 for the lower ring and α_2 for the upper ring, from the plane of the wafer. The angle α_1 is selected from 8 to 15 degrees, and the angle α_2 from 15 to 30 degrees. This arrangement, however, is merely an example, and can be varied as desired, as will be better explained later.

In each fixed direction, the scattered light is collected by an optical fiber terminal - 15 in the lower ring and 16 in the upper ring. Preferably, the generator of the beam 13 and the optical fiber terminals are structurally associated in an optical head. Each optical fiber transfers the collected light to a photodetector - 17 in the lower ring and 18 in the upper ring.

Each photodetector outputs an electric signal, which is transmitted to an electronic circuit, not shown in the drawing, which samples the electric signals and outputs, for each fixed direction, a digital signal corresponding to the intensity of the light collected by the corresponding optical fiber. The sampling frequency f may be, e.g., 11 MHz. The spot size of the scanning laser beam, in this example, has an approximately elliptical shape, with a longer diameter of 15 μm and a shorter diameter of 5 μ m.

Fig. 3 is a further schematic illustration, in elevational view, of a machine according to an embodiment of the invention. The machine comprises a frame 20, on which a mechanical assembly, generally indicated at 21, is supported. The mechanical assembly comprises a motor assembly 23, which rotates a plate 22 that supports the wafer. Numeral 24 schematically indicates means for translationally displacing said motor and plate. Numeral 25 generally indicates a scanning system, which actuates a scanning head 26, containing the laser sources, the optical fibers for collecting the scattered light, and the photoelectric detectors. Block 27 schematically indicates the electronic components of the machine, which receive the output of the photodetectors through connections (not shown) and process it as herein described.

It should be noted that, besides the aforementioned rotary and translational motions of the wafer supporting plate, which occur during the scanning of the wafers, different motions are required for carrying out the stages of loading and unloading the wafers. Additionally, an

autofocusing mechanism is preferably provided for focusing the illuminating beam, and such mechanisms (too) are well known to persons skilled in the art and need not be described

Fig. 4 is a plan view schematically illustrating another embodiment of the invention, which comprises a plurality of optical heads. The wafer 30 is ideally divided into a number of zones constituted by concentric rings and a central circle. Only three ring zones - 31, 32 and 33 - in addition to central circular zone 34, are shown in the drawings for simplicity of illustration, but in practice there may be more. An optical head, comprising a scanning beam and an array of optical fiber sensors in the fixed directions, is provided for each zone. In each fixed direction the scattered light is collected by an optical fiber sensor. In this embodiment, the scanning beam and the optical fiber sensor of each zone are mounted on a common support, to define an optical head, hereinafter described. The four optical heads, which are identical, are indicated by numerals 35, 36, 37 and 38. In Fig. 4 the optical heads are shown as being one for each zone and successively aligned along a radius of the wafer, but this is merely a schematic illustration. The heads may not be aligned along a radius, but, for example, may be staggered and partially overlap, so that some circles drawn on the wafer surface may cross more than one head. Such an arrangement is schematically indicated in Fig. 5, wherein a plurality of heads, schematically indicated at 39, are staggered generally along a radius of a wafer 30, to cover an equal number of zones not indicated in the figure. Said arrangement particularly applies to optical

heads that comprises CCD detectors, that will be described hereinafter with reference to Fig. 15.

The purpose of these embodiments is to cause a plurality of pixels to be illuminated and checked concurrently, whereby the process is accelerated and the throughput increased; and further, to limit the translational displacement of the wafer to a fraction of what it would be if a single optical head were to scan the whole wafer, simplifying the mechanics of the machine and reducing its footprint. Said translational displacement, as in other embodiments of the invention, need not be radial, but may follow a more a differently directed straight path or a non-straight path, as may be more convenient in view of the mechanics of the apparatus. Any disposition of optical heads and/or wafer translation that will serve the purpose of a complete scanning by convenient mechanical and optical means can be adopted.

Fig. 6a is a vertical cross-section of one of the optical heads, of which Fig. 7 is a plan view, from the bottom, at a larger scale. It is assumed to represent one of the optical heads 35 (or 39) but could represent any other optical head. It could also represent the optical head of an apparatus which includes only one such head, the wafer being displaced in such a way that the single head scans its entire surface. Head 35 comprises a base 40, which has at its bottom, a central recess or cavity 41 that is arc-shaped, e.g. approximately semi-spherical, and has a bottom, viz. its opening, that will be parallel to the plane of wafer when the head is used. Base 40 is mounted in a case 45, supported in the machine in any

convenient way, not illustrated. In base 40 are mounted the laser source 42 and two circular arrays of optical fibers 43 and 44, disposed one above the other at different angles so as to converge onto the center of recess 41, where the pixel that is being examined is located. It is seen in Fig. 7 that the terminals of said optical fibers, one of which is indicated by numeral 47, which constitute the intersection of said fibers with the surface of cavity 41, are adjacent to one another, so that each array of said fibers forms a continuous circle at the surface of cavity 41. While two fibers 43 and two fibers 44 are shown in the cross-section of Fig. 6a, each array preferably comprises, in this embodiment, 16 optical fibers, which are gathered, in this embodiment, into two bundles 46 for connection to photodetectors, not shown. Further, a plurality of laser sources, e. g. placed at different angles to the wafer plane, and more than two circular arrays of optical fibers could be comprised in an optical head. No matter how many rings of fiber terminals are provided, said terminals are preferably disposed in each ring at uniform angular distances from one another and are so slanted that all of their axes pass through a common point, which is the center of the bottom of cavity 41 and will be the center of the portion of the wafer surface exposed by said cavity, when the optical head is superimposed to a wafer surface to carry out the process of the invention.

Fig. 6b schematically illustrates in vertical cross-section, at a larger scale, the optical components of another embodiment of optical head. Said head comprises three laser sources 42a, 42b and 42c, the first oriented perpendicularly to the bottom of cavity 41 and the others at different

slants thereto, to provide an improved illumination. Two circular arrays of optical fibers 43 and 44 are provided in this head as well, and their terminals 48 and 49 form two circles about cavity 41. It should be appreciated that the laser source 42 can be situated remotely from the optical head 35, and that the laser beam can be transmitted to the head using, for example, other optics similar to collection optic fibers 43 and 44.

Fig. 8 is a block diagram generally illustrating the phases of the process by which the scattered light from a wafer surface is processed according to an embodiment of the invention. The process is illustrated with respect to an optical head, as hereinbefore illustrated. If the apparatus of the invention comprises a plurality of optical heads, the same operations are carried out with respect to each of them. If the optical components of the apparatus are not combined in an optical head, and no matter how they are combined, what will be said about an optical head will apply to the processing of the light scattered by the wafer surface is carried out in the stages shown in Fig. 8. It is assumed for illustrative purposes only that the optical head unit 50 includes an illumination apparatus, two rings with 16 optical fibers each, which detect the light scattered in as many directions (which constitute the fixed directions), and any supporting subsystems that it is desired to introduce, such as auto-focus mechanism, lenses, etc.. Said optical components operate as hereinbefore described.

The analog processor unit 51 is responsible for detecting the optical signals from the optical fibers, transducing the signals into electric pulses, amplifying said electric signals, applying a correction computation to

make sure that all the detectors (32 in this example) are properly calibrated with respect to the inspected surface and with respect to each other, and finally converting each electric analog signal into a digital signal, preferably with 8 bits.

That is, each sample or pixel signature component is a digital signal constituted by a word having a sufficient number of bits to provide adequate information. E.g., the word may be composed of 8 bits, providing 256 levels of scattered light intensity. Each ring of the photodetectors will then contribute 16×8 =128 bits with a frequency "f", which, in this embodiment, is assumed to be 11 Mhz.

The digital signals are transferred as output to a signal processor unit 52. The resulting pixel signature outputs must be evaluated according to a predetermined criterion. While, within the scope of this invention, many criteria and corresponding algorithms could be used, according to cases and to the choice of the expert person, a simple criterion will later be described by way of illustration.

The signal processor unit 52 is responsible for the first stage of the data reduction. It receives the input signals (32 in this example) from the analog processor unit, at the clock rate of the system (e. g. 11 MHz). It outputs only a small percentage of these data to the next stage. The signal processor unit is a custom designed electronic subunit that can handle very wide input data at a high rate. It is also capable of employing several different reduction algorithms, switching between them as the

application requires. The pixels, the data of which are transmitted out of the signal processor, are henceforth termed "suspect pixels" or "suspects". The signal processor is designed to transmit a small fraction of the inspected pixels to the following unit. This data is communicated via a FIFO bank (to coordinate the communication rates), through a standard bus, such as a PCI bus, to the main CPU of the system.

The defect detection unit 53 is a software module running on the main CPU of the system. It receives suspect pixel data from the signal processor unit. Its responsibility is to separate the valid pixels from the defective ones and output the defect list as the final product of the system.

Considering now the components of the block diagram of Fig. 8 individually, the preferred structure of the Optical Head Unit 50 had been discussed hereinbefore.

The internal structure of the Analog Processor Unit 51 of this example is schematically illustrated in Fig. 9. The unit is composed of a number of identical channels, one for each optical fiber, three of which are symbolically indicated in perspective relationship. Each channel (out of the 32 of this example) comprises a detector 55 that transduces the light signal into electric current. The electric signal is then is amplified in a preset amount in a preamplifier 56. Said signal is then further amplified with an amplifier 57 that has variable gain and offset. This allows the system to adapt to varying substrates, illumination angles and

parameters such as wavelength, intensity, etc., and also allows to calibrate the several channel signals to respond equally. This insures the isotropy of the whole optical channel, so that if the same pixel is observed from varying angles (for example, after rotation of the wafer), the same signature will be obtained from all the signals. It is also a prerequisite for all subsequent treatment of the signals. The last block of this Analog Processor Unit is an A/D converter 58 that performs analog to digital conversion preferably at 8 bits. Thus, in this example, the output of Analog Processor Unit 51 is 32 signals, each with 8 bits, at a system clock of 11 Mhz.

The Signal Processor Unit 52 is a specially designed digital electronic device, the task of which is to analyze the signals and make the preliminary selection between signals that represent a valid pattern on the wafer, and those that are suspected to arise from a contaminated spot. Such suspected signals are passed on to the next analysis step. Preferably, this unit should be reconfigurable to apply various algorithms for the discrimination between valid and suspect pixels, changing the algorithm according to the demands of the application. The operation of this unit will be explained in algorithmic building blocks. The implementation of the algorithms as a hardware device is well known to electronic engineers skilled in the art of designing modern digital signal processing boards, especially of the kind that is based on FPGA (Field Programmable Gate Array) and DSP (Digital Signal Processor) technology. The details of this implementation are not part of the invention and need not be discussed herein.

While a variety of algorithms may be devised and used by skilled persons, a specific algorithm will be described by way of example, with reference to Fig. 10.

The digital signals from Analog Processor Unit 51 (32 in this example) firstly enter into a bump detector 61, each signal independently of the others. The bump 62 is graphically illustrated in Fig. 11. It is detected with the following operator, that requires three parameters: total width 63, central width 64 and a ratio threshold 65 between the brightness peak 66 of the pixel currently under control and the highest brightness peak 67 in the filter's domain that is outside a central patch. By "width" is meant the number of data taken at one time. The values of the two peaks are compared in threshold comparator 69 to determine their ratio. If the determined brightness ratio exceeds some threshold, predetermined on the basis of experience, the pixel is retained in the signal, otherwise, it is zeroed. This is done for each of the 32 signals, and the result is again a set of 32 signals. The most common parameters for this operator have been found to be: filter width = 11 pixels, central width = 5 pixels and ratio threshold = 1.3.

If at least one of the 32 signals produced by a pixel has a high bump, viz. its brightness ratio is above the threshold, all 32 signals relative to said pixel are passed on to this estimator for the statistical evaluation. Therefore, in this embodiment, and optionally in general, bump detection is a first preliminary stage filter performed prior to the vector die-to-die

comparison. However, the number of signals relative to each pixel that have a brightness ratio above the threshold (the output of bump detection) gives an indication as to whether the pixel is likely to be considered suspect. For instance, a single signal having a high bump may be due to the wafer pattern, whereas a high number of such signals is probably due to a particle. The decay rate estimator 68 (see Fig. 10) analyzes the 32 signals relative to each pixel (the output of bump detection) and provides some statistical indicator of their values. Therefore, in this embodiment, and optionally in general, decay rate estimation is a second preliminary stage of the vector die-to-die comparison, successive to bump detection. The algorithm uses three parameters: central value percentile **p**, width factor **w**, and threshold **s**. The computation is as follows: Sort the 32 values. Pick the **p** percentile value. Sum all values that are between **p*w** and **p/w**. The sum is sent to a threshold comparator. The result of the comparator is 1 or 0, according to whether the sum is greater or smaller than **s**. Common values have been found to be **p** = **w** = 0.5. The value of **s** is variable, and has to be empirically determined. This procedure is illustrated by an example in Fig. 12, wherein numeral 70 indicates a curve which interpolates all the percentile values. The area 71 (marked in black) under curve 70, between twice the center value and one half the center value, is compared to an empirical threshold.

Whereas the input to the signal processor unit is synchronous data at the system's clock, the frequency of the output is on the average 2-4 orders of magnitude smaller. A standard interface with some memory is designed

into the system to handle potential peaks of activity, and to push the data down a PCI bus to the host computer (e. g. Pentium II by Intel Corporation Limited). Each output suspect feature is built of coordinate data and type data. The coordinate data is provided by the mechano-electronic subsystem in polar coordinates (ρ and θ) and can be translated, using the registration transformation described herein, to wafer coordinates. The type data is in the case of the algorithm detailed above the output of the decay rate estimator (the number that was sent to the threshold comparator). This is an indication of the strength of the detection, or, in other words, of the detection certainty.

The Defect Detection Unit 53 is a software module whose job is to receive the data relative to all the suspect pixels from the previous stage, and find out which of them represent real defects, viz. to carry out the vector die-to-die comparison (VDDC), which follow the preliminary stages of bump detection and decay rate estimation, if these have been carried out. The VDDC operation comprises the following:

1. Transforming the polar coordinates of the machine to the Cartesian coordinates of the die coordinate system.
2. Deriving from the coordinates that define the suspect pixels' location in the machine coordinate system the coordinates that define said location in the die coordinate system.
3. Marking in the die coordinate system the position of all suspect pixels.
4. Discriminating between suspect pixels that are due to the wafer pattern, and therefore do not represent a defect, and suspect pixels that

are not due to it and therefore do represent a defect, in particular those deriving from foreign particles.

Fig. 13 illustrates how the coordinates that define the suspect pixels' location in the die coordinate system are derived from their coordinates in the machine coordinate system. When a new wafer 100 is placed, generally by means of a robot, on the rotary plate of the inspection apparatus of the invention, the orientation of the wafer is unknown and it may be miscentered by up to 1 mm. It is important for the later parts of the inspection procedure, and of course for the output of the list of defective pixels, to be able to describe the location of each pixel on the wafer with the wafer's natural frame of coordinates. The wafer is composed of many identical dies 101, each one of which is destined to constitute (if not faulty) a semiconductor device or part of such a device, such as a CPU or a memory chip. The dies are separated by the scribe lines, along which the wafer will be cut when ready, which form two perpendicular families of lines, that can be called, for convenience of illustration, avenues 102 and streets 103. Avenues and streets, collectively, can be called "the principal directions of the die". The avenues are considered as oriented from "south" to "north" and the streets from "west" to "east". At one point on the circumference of the wafer there is a small recess, called a notch 104, which defines the wafer's "south".

The procedure of defining the wafer map and registering it with reference to the machine coordinate system, is carried out as follows:

1. A short pre-scan is carried out, typically by rotating the machine plate by 100 turns, spanning about 20 mm width of the external circumference of the wafer.

2. The notch is detected by its known, typical signature.

3. Streets and avenue pixels are detected by their specific signatures, which are determined by their being mirror-like in most of their area.

4. The detected notch and street and avenue pixels are transmitted to the CPU that controls the procedure.

5. A registration algorithm receives the said input and computes the angle of rotation of the wafer's coordinate system with respect to the machine's coordinate system, and also the locations of the streets and avenues.

This allows a map of the wafer to be constructed (when a new wafer is introduced) or a registration transformation to be computed (if the map is already known). If the wafer is a bare wafer, then only the notch can be detected and a registration transformation of lower accuracy can be computed, using the location of the notch. Such registration transformation can be carried out by means of known algorithms, e.g. by the randomized Hough transform technique - see L. Xu, E. Oja and P. Kultanen, A new curve detection method, Randomized Hough Transform (RHT), Pattern Recognition Letters, vol. 11. no. 5, May 1990, pp. 331-338, Elsevier Science Publishers B.V. (North-Holland - or by other algorithms easily devised by expert persons.

The inventive vector die-to-die comparison (VDDC) will now be described. Conceptually, unlike the conventional die-to-die comparison, wherein each (x_i, y_i) location on a die is compared to the corresponding location on the preceding and following die, the VDDC "stacks" all the dies and checks to see whether a suspect (x_0, y_0) location appears in a corresponding location in more than one die. The entire operation, including the coordinates transformation, can be better understood with reference to Fig. 18. Fig. 18 depicts a defect map in the form of a wafer, 80, having a plurality of dies 82 thereon, and having "suspected" defect locations, each marked with an "x".

In the apparatus according to the preferred embodiment, the suspected locations are provided in polar coordinates, i.e., (r_j, θ_i) pairs. Therefore, the suspected locations' coordinates are first transformed to the cartesian coordinates of the wafer, i.e. (x_j, y_i) pairs, and thence to the cartesian coordinates of the corresponding dies, i.e. (x_{kj}, y_{kj}) pairs (k standing for the die and j standing for the coordinate within the die). Once the (x_{kj}, y_{kj}) pairs of all the suspected locations within the wafer have been obtained, the dies are "stacked" to see whether any suspect location (x_{kj}, y_{kj}) appears in more than one die. Here, much information about the suspect locations can be obtained. For instance, if a particular (x_{kj}, y_{kj}) pair appears in all the dies, it is likely to be a feature of the die structure and not a defect.

Also, as is known in the art, the patterns on the wafers are created by a process called photolithography, which uses reticles having the desired

pattern thereupon. It is known to use reticles which have, for example, a multiple of four die patterns thereupon. Thus, if during the VDDC it is determined that a particular (x_{kj} , y_{kj}) pair appears in every fourth die, it is likely that the defect has been transferred from a defective reticle. Thus, this information can be used to set thresholds and other filtering mechanisms for the VDDC.

As can be seen from the above, using the VDDC discrimination is now effected between two types of suspect data:

a) Suspect data that are actually produced by the wafer pattern, but appear as if they were due to the presence of particles (and therefore are detected as indicating such presence). These will appear in many or all of the dies. Thus, in die coordinates, one will see numerous appearances of suspects at the same location. All the suspects that appear at that location are discarded. It may be advantageous to filter the data in some way before the VDDC, for example by utilizing a method that recognizes that a group of points form together some specific geometric configuration, for example line segments. This group can then be considered as a legitimate pattern of the wafer and filtered out of the set of suspect points. This allows the VDDC to operate on a smaller set of isolated points and thereby to achieve better performance.

b) Suspect data that are produced by real contamination by particles. These appear essentially only once on the die map.

The detailed construction of software that implements this algorithm is a routine task for a skilled algorithm designer.

It should be appreciated, of course, that rather than using the inventive VDDC, one may choose to perform a conventional die-to-die or cell-to-cell comparison. Even if such an approach is taken, the inventive system reduces processing time, since, unlike conventional die-to-die systems wherein all the pixels are compared to their near neighbors, only the suspect pixels flagged by the Signal Processor Unit 52 need to be compared to their near neighbors. Of course, in such a case, each time the Signal Processor Unit 52 flags a suspect pixel, the near neighbor pixels need to be stored in the memory for the die-to-die comparison.

Figs. 14 (a), (b) and (c) schematically illustrate the disposition of scattered radiation detectors above the wafer surface and not peripherally, as in the previously described embodiments. The fixed directions, therefore, are elevationally and not azimuthally spaced. The wafer is indicated at 70. In Fig. 14(a) only one semicircular detector ring 71 is shown, along which detectors 72 are disposed. Such a ring will detect radiation scattered on a plane perpendicular to the wafer plane, at different elevational angles on said plane. In Fig. 14(b) several semicircular rings 73 of detectors are provided, in any desired number, though only three are shown for convenience of illustration in the drawing. The rings are on different planes, differently slanted with respect to the wafer plane. If there is an odd number or rings, the central one will be on a plane perpendicular to the wafer plane. Fig. 14 (c) shows two rings 74 of detectors, disposed on two planes perpendicular to the wafer plane and perpendicular to each other. In this case too, any desired number of detector rings could be

provided. It is clear that the geometric arrangement of the detectors can be changed as desired.

In a further embodiment of the invention, schematically illustrated in Figs. 5 and 15, pixel signatures are determined by components that are determined by measuring elevation angles scattering rather than azimuthal angles scattering signature. In this case, it is possible and preferable to use line CCD detectors and line laser diode bars placed as a fan. Thus Fig. 15 shows a wafer 110 with a set of linear CCD elements 111. For instance, there can be used CCDs with 1000 detectors each, arranged as a fan with 10 units. One of these elements can be replaced with a laser diode bar. This provides the required illumination, together with the versatility needed to set the illumination angle to suit each particular case. With 1000 detectors, each capturing the energy from a pixel with radial dimension of 15 microns, one would cover 15 mm. of the wafer's radius, that is, about 10%. Therefore an apparatus according to the invention with e.g. 10 static heads could be used in place of an apparatus with one head moving radially across the wafer.

The depth measurement is optional and, when effected, can be carried out by devices known in the art as to themselves, although never before applied to the testing of semiconductor wafers. Such devices are used, e.g. as autofocusing mechanisms in the Compact Disk art. See for example H.D. Wolpert, "Autoranging/Autofocus - A Survey of Systems", Photonics-Spectra, June p.65, August p.127, September pp. 133-42, Vol. 21, Nos. 8 and 9 (1987). Schematically, they may be constituted and

operate as illustrated by way of example in Figs. 16 and 17. In Fig. 16, 50 designated a portion of a patterned wafer surface, on which a large particle may have been deposited. A laser diode 52 emits a beam which enters a diffraction grating 53, which converts the beam into a central peak plus side peaks. The resulting three beams go though a polarizing beam splitter 54, which only transmits polarization parallel to a plane, which in this example is assumed to be the plane of the drawing. The emerging, polarized light is collimated by collimator 55. The collimated light goes through a 1/4 wave plate 56. This converts it into circularly polarized light. The circularly polarized light is then focused onto the wafer through objective lens 57. The light reflected by the wafer goes back into the objective lens 57 and then passes once again through the 1/4 plate. Since it is going in the reverse direction, it is polarized perpendicularly to the original beam, viz. perpendicularly, in this example, to he plane of the drawing. When said light hits the beam splitter 54 once again, it is reflected through a focusing lens 58 and a cylindrical lens 59 and is imaged on a photodetector array 60. If the objective lens is closer to the reflecting area of the wafer than the focal plane 61 of the objective lens 57, an elliptical image is created on the photodetector array 60, as shown in Fig, 17(a). If it is farther away than said focal plane, another elliptical image is created, perpendicular to the first one, as shown in Fig. 17(b). If the reflecting area of the wafer is at the focal length of the objective lens, the cylindrical lens does not affect then image , which is circular, as shown in Fig. 17(c). Therefore, if the pattern of a wafer produces a circular image, due to the lands of the pattern, viz. the plane of the wafer, being at the focal plane of the objective lens, and when a given pixel is illuminated an elliptical image is

formed, this will indicate the presence of a particle the size of which cause it to project above the said pattern lands. The displacement signal of the objective lens, required to reestablish a circular image, can give a measure of the amount by which the particle projects above the plane of the wafer.

It should be noted that, while the invention has been described and illustrated on the assumption that the surface to be analyzed is the upper surface of a body, in particular of a wafer, and therefore the irradiating beam is directed downwardly onto it, the supporting shaft is located below it, and in general all parts of the apparatus conform to this geometric orientation, the apparatus could be differently oriented, and, e.g., overturned, so that that the surface to be analyzed be the lower surface of a body, in particular of a wafer, with all the attending structural consequences.

While examples of the method and apparatus of the invention have been described by way of illustration, it will be apparent that the invention may be carried out with many variations, modifications and adaptations by persons skilled in the art, without departing from its spirit or exceeding the scope of the claims.

CLAIMS

1. Method for the analysis of surfaces, particularly for the detection of defects on semiconductor wafers, which comprises checking individual pixels of the surface under control, and detecting suspected pixels by collecting the signature of each pixel, defined by the way in which the pixel responds to the light of a scanning beam, and determining whether said signature has the characteristics of a signature of a faultless or of a pixel that is defective or suspect to be defective.

2. Method according to claim 1, comprising analyzing the signature of each pixel to determine the presence of foreign particles.

3. Method according to claim 1, wherein a pixel signature is defined by an array of signature components, each of which is a signal which corresponds to the intensity of the light scattered by the pixel in a fixed direction.

4. Method according to claim 1, comprising detecting defective or suspect pixels by a method chosen from among the group consisting of comparing the pixel signature to a master signature, comparing parameters of the pixel signature to ranges of acceptable parameters, or determining the position of the pixel signature in a statistics of such signatures.

5. Method for the analysis of patterned, semiconductor wafer having a plurality of dies thereon, which comprises providing at least one source of scanning beam, causing the beam and the wafer to move relatively to one another, sampling the light scattered by the wafer in a plurality of fixed directions, so as to obtain a plurality of pixels, each of said pixels having polar coordinates associated therewith, and transforming the polar coordinates of each suspected pixel to cartesian coordinates of the corresponding die.

6. Method according to claim 5, wherein the surface of the wafer is ideally divided into a number of zones, scanning beams are provided in a number equal to said number of zones, each scanning beam being associated with one of said zones, and the wafer is so moved that each beam scans the wafer zone associated with it, and the light produced by the response of the wafer surface to each beam is collected in a plurality of fixed directions associated with said beam.

7. Method according to claim 6, wherein the zones of the wafer are annular, concentric rings having the same radial dimension, and the wafer is rotated about its center and is shifted radially by an amount equal to said radial dimension of the rings.

8. Method for the analysis of patterned, semiconductor wafers, which comprises the steps of:

irradiating each wafer with a laser beam;

causing a relative motion of each wafer with respect to said beam, to cause said beam to scan the wafer;

sensing the light scattered by the wafer in an array of fixed directions;

converting said scattered light, in each fixed direction, to an electric signal;

sampling said electric signal at a predetermined sampling frequency, whereby to determine, at each sampling, an array of values, one value in each fixed direction, associated with a pixel of the wafer;

considering each said array of values as constituting a pixel signature;

defining the conditions which must be satisfied by all the pixel signatures of a faultless wafer;

determining whether the pixel signatures of each wafer meet the said conditions; and

classifying the pixels which meet the said conditions, as acceptable pixels and classifying the remaining pixels as "suspect".

9. Method according to claim 8, wherein, after defining the signature of each pixel, at least one signal of each signature is evaluated, and, based on said evaluation, a number of signatures is excluded from further processing.

10. Method for the analysis of patterned, semiconductor wafers, which comprises the steps of:

dividing surface of each wafer into a number of zones;

irradiating each wafer with a number of laser beams, each associated with one of said zones;

causing a relative motion of each wafer with respect to said beams to cause said beams to scan the zones of the wafer;

sensing the light scattered by the wafer in a number of arrays of fixed directions, each associated with a beam;

converting said scattered light, in each fixed direction, to an electrical signal;

sampling said electric signal at a predetermined sampling frequency, whereby to determine, at each sampling, an array of values, one value in each fixed direction, associated with a pixel of the wafer;

considering each said array of values as constituting a pixel signature;

defining the conditions which must be satisfied by all the pixel signatures of a faultless wafer;

determining whether the pixel signatures of each wafer meet the said conditions; and

classifying the pixels which meet the said conditions, as acceptable pixels and classifying the remaining pixels as suspect.

11. Method according to claim, 1, further comprising subjecting each wafer comprising suspect pixels to vector die-to-die comparison.

12. Method according to claim 1, further comprising measuring the height of the pixels to detect large foreign particles.

13. Method of die-to-die comparison of a plurality of dies in a semconductor wafer, comprising:

obtaining die coordinates of suspect pixels in each of said dies;

for each of said suspect pixels determining whether another suspect pixel exists in similar coordinates in other dies.

14. Method of detecting defects in a semiconductor wafer, which comprises:

carrying out a step of bump detection to identify suspect pixels;

obtaining die coordinates of suspect pixels in each of said dies;

for each of said suspect pixels determining whether another suspect pixel exists in similar coordinates in other dies.

15. .Method of detecting defects in a semiconductor wafer, which comprises:

carrying out a step of decay rate estimation to identify suspect pixels;

obtaining die coordinates of suspect pixels in each of said dies;

for each of said suspect pixels determining whether another suspect pixel exists in similar coordinates in other dies.

16. Apparatus for the determination of defects, particularly the presence of foreign particles, in patterned, semiconductor wafers, which comprises:

a) a stage having a support;

b) a laser source and optics generating a laser beam and directing it onto the wafer;

c) collecting optics for collecting the laser light scattered by the wafer in a number of fixed directions;

d) photoelectric sensors for generating electric analog signals representing said scattered light;

e) A/D converter for sampling said analog signals at a predetermined frequency and converting them to successions of digital components defining pixel signatures;

f) first selection system receiving the pixel signatures and their coordinates and identifying the signatures that are signatures of suspect pixels; and

h) second selection system receiving from said first selection system the signatures of suspect pixels, together with the corresponding pixel coordinates, and verifying whether each suspect pixel is indeed a defect.

17. Apparatus according to claim 16, wherein the stage comprises a turn table and scanning is accomplished by shifting the axis of rotation of the turn table.

18. Apparatus for the determination of defects in patterned, semiconductor wafers, which comprises:

a) a stage having a wafer support;

b) a laser source generating a laser beam;

c) at least one optical head designed to transmit the laser beam onto the wafer, and having a plurality of collection fiber optics arranged therein;

d) photoelectric sensors transducing the light collected by the collecting fiber optics to electric analog signals;

e) A/D converter for sampling said electric analog signals at a predetermined frequency and converting them to successions of digital components defining pixel signatures;

g) selection hardware receiving the pixel signatures and their coordinates and identifying the signatures of suspect pixels; and

h) microprocessor responsive to selection software to receive from said selection hardware the signatures of suspect pixels, together with the corresponding pixel coordinates, and evaluating said suspect pixels to single out false alarms.

19. Apparatus according to claim 18, wherein the optical head comprises at least one laser generator and wherein said collection fiber optics comprises two superimposed rings of optical fibers for collecting the light scattered by the wafer.

20. Apparatus according to claim 19, wherein each ring comprises 16 optical fibers, uniformly spaced in azimuth and having the same elevation angle, the two rings having different elevation angles,

21. Apparatus according to claim 19, wherein the laser generator produces an oblong spot size.

22. Apparatus according to claim 18, wherein the selection hardware is a custom designed electronic circuit comprising a bump detector, a decay rate estimator and a threshold comparator.

23. Apparatus according to claim 18, further comprising means for measuring the depth of the wafer pixels.

24. Optical head, comprising a cavity exposing the surface under control, at least one laser source and a plurality of optical fibers having terminals symmetrically disposed about said cavity.

25. Optical head according to claim 24, wherein the optical fiber terminals are disposed in a plurality of superimposed rings, are evenly spaced in each ring, and have axes passing through a central point of the bottom of the cavity.



Fig. 1



Fig. 2



Fig. 3



Fig. 4



Fig. 5



Fig. 6a



Fig. 6b



Fig. 7


50
Optical Head Unit
51
Analog Processor Unit
52
Signal Processor Unit
53
Defect Detection Unit

Fig. 8


55
Detector
56
PreAmplifier
57
Gain and Offset Control
58
Analog to Digital Converter

Fig. 9


69
Threshold Comparator
68
Decay Rate Estimator
61
Bamp detection
n
n
61
Bamp detection

Fig. 10



Fig. 11



Fig. 12



Fig. 13



Fig. 14(a)



Fig. 14(b)



Fig. 14(c)



Fig. 15



Fig. 16



Fig. 17(a) Fig. 17(b) Fig. 17(c)



Fig. 18

INTERNATIONAL SEARCH REPORT

Interr nal Application No
PCT/US 99/14056

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G01N21/88

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 G01N

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 699 447 A (NEUMANN GAD ET AL) 16 December 1997 (1997-12-16) cited in the application	1-4,8,9, 11,16,18
Y		10,12, 17,19, 20,23
A	column 1, line 7 - line 13 column 5, line 43 - line 59 column 7, line 53 - line 58 column 8, line 61 - line 67 column 9, line 15 - line 23 column 10, line 24 - line 43 column 10, line 47 - line 54 column 12, line 34 - line 37 column 21, line 6 - line 20 column 23, line 40 - line 55 figure 1 --- -/--	5,13-15

[X] Further documents are listed in the continuation of box C.

[X] Patent family members are listed in annex.

° Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
8 October 1999	18/10/1999

Name and mailing address of the ISA	Authorized officer
European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Navas Montero, E

3

Form PCT/ISA/210 (second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

Interr nal Application No
PCT/US 99/14056

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication,where appropriate, of the relevant passages	Relevant to claim No.
Y	PATENT ABSTRACTS OF JAPAN vol. 018, no. 627 (P-1834), 29 November 1994 (1994-11-29) & JP 06 242015 A (TOSHIBA CORP), 2 September 1994 (1994-09-02) abstract	10,17
X	DE 43 21 042 C (UNIV SCHILLER JENA) 15 September 1994 (1994-09-15)	24,25
Y	column 4, line 58 -column 5, line 19; figure 4	19,20
Y,P	US 5 801 824 A (HENLEY FRANCOIS J) 1 September 1998 (1998-09-01) column 1, line 6 - line 12 column 6, line 44 - line 53	12,23
A	PATENT ABSTRACTS OF JAPAN vol. 199, no. 605, 31 May 1996 (1996-05-31) & JP 08 007103 A (MITSUBISHI ELECTRIC CORP), 12 January 1996 (1996-01-12) abstract	1

3

INTERNATIONAL SEARCH REPORT

...ormation on patent family members

Interr ...al Application No
PCT/US 99/14056

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5699447 A	16-12-1997	IL 96362 A	06-12-1998
JP 06242015 A	02-09-1994	NONE	
DE 4321042 C	15-09-1994	NONE	
US 5801824 A	01-09-1998	NONE	
JP 08007103 A	12-01-1996	NONE	